|
Bachelor's Degree in Telecommunications Systems and in Network Engineering |
|
|
|
|||
|
|
(A) Wall clock (time) |
(B) Wall clock (time and date) |
|
|
|
|||
Dedicated processor: datapath + control unit + CLK generator
| 1. Specifications | Planning | Developing | Test functional | Test gate-level | Prototype | Report |
The typical wall clock for HH_MM and seconds represented in a 60 LED circle. Seconds representation can follow one-hot or Johnson codes.
 |
| Fig. 1. Initial picture from where to start imagining the circuit's symbol. |
You can build and prototype this application using one of our legacy FPGA boards and make it yours.
Example HH:MM:SS sPLD in Proteus.
| Specifications | 2. Planning | Developing | Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | 3. Developing | Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | 4. Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | Test functional | 5. Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | Test functional | Test gate-level | 6. Prototype | Report |
| Specifications | Planning | Developing | Test functional | Test gate-level | Prototype | 7. Report |
Follow this rubric for writing reports.
|
|
(A) 4-bit serial adder |
(B) 20-bit serial adder |
| 1. Specifications | Planning | Developing | Test functional | Test gate-level | Prototype | Report |
This is another similar design including time and date. It also includes room temperature monitoring. Instead of designing all the modules, we better try to interface a real-time clock calendar type Maxim's DS1307.
 |
| Fig. 1. Initial picture from where to start imagining the circuit's symbol. |
| Specifications | 2. Planning | Developing | Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | 3. Developing | Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | 4. Test functional | Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | Test functional | 5. Test gate-level | Prototype | Report |
| Specifications | Planning | Developing | Test functional | Test gate-level | 6. Prototype | Report |
| Specifications | Planning | Developing | Test functional | Test gate-level | Prototype | 7. Report |
Follow this rubric for writing reports.
| Home Term 25/26-Q1 Contact Products Electronic devices and companies Software Books Magazines Instruments DEE Library EETAC DEEL |
|
|
| Web activa des de 09/2001, @ F. J. Robert, Web editat amb Microsoft Expression Web 4. El contingut és un complement als materials d'estudi del curs Circuits i Sistemes Digitals disponibles al campus digital Atenea. Llicència:Reconeixement 4.0 Internacional de Creative Commons |