|
Bachelor's Degree in Telecommunications Systems and in Network Engineering |
|
|
|
||
|
|
Synchronous counter Counter_mod1572 |
|
|
|
||
Plan Y: FSM using STD_LOGIC_VECTOR and arithmetic libraries
1. Specifications
Complete the design.
Let us implement a large counter such as Counter_mod_1572 using plan Y. Fig. 1 represents the symbol and functional table using our naming conventions.
 |
|
|
Fig. 1. Symbol (Visio) of the chip functionality. |
|
| Home Term 24/25-Q1 Contact Products Electronic devices and companies Software Books Magazines Instruments DEE Library EETAC DEEL |
|
|
| Web activa des de 09/2001, @ F. J. Robert, J. Jordana. Web editat amb Microsoft Expression Web 4. El contingut és un complement als materials d'estudi del curs Circuits i Sistemes Digitals disponibles al campus digital Atenea. Llicència:Reconeixement 4.0 Internacional de Creative Commons |