|
P4 objectives |
||
After studying the content of these projects, you will be able to:
Use standard arithmetic blocks for integer numbers based on the two's complement (2C) convention: subtractors, adders, comparators, multipliers, etc.
Solve arithmetic operations for integers in two's complement format (2C).
Explain the range of an N-bit integer number in 2C and the meaning of an overflow operation result.
Design combinational circuits in a hierarchical way using multiple combinational circuits as components (plan C2).
Explain why a XOR gate can be considered a programmable gate that can be both an inverter or a buffer.
Perform VHDL gate-level simulations to calculate propagation delays and the maximum speed of computation of a given circuit.
Discuss the main features of the electronic technology behind a CPLD or FPGA.
Implement circuits in target PLD chips (CPLD or FPGA) populating the laboratory training boards from Xilinx, Intel-Altera or Lattice Semiconductor.
Design circuits that can operate on different types of data, for instance, natural and integer numbers.