
Problem 1

For the *ALU_8bit* shown in Fig. 1a.

Indicate the range of the integer operands and results for the arithmetic operations in 2C. Complete the eight operations in binary for the following operands indicating as well the flag values when they care (check your results in decimal when necessary). Use a coloured square to indicate the position and value of the sign bit for arithmetic operations:

 A = "10111011"; B = "01001001"



- Propose and explain the general architecture of the ALU designed internally using plan C2. Discuss using a timing diagram, which may be its maximum theoretical operational speed in Mops (millions of operations per second) if implemented using LS-TTL chips.
- 3. The ALU contains several chips and logic circuits; one of them is the chip Int_Add_Subt_8bit, as shown in Fig. 1b, to perform additions and subtractions of 8-bit integer numbers in 2C. Draw a sketch plan C2 for this component. How many VHDL files will include this component?
- **4.** Another component that we can find in the ALU is the *Adder_1bit*. Design it in plan C2 using the method of multiplexers (MoM) with *MUX_2*. Apply some vectors to check that your circuit works as expected.





Fig. 1. a) 8-bit arithmetic and logic unit; b) one of *ALU_8bit* internal components used for performing the arithmetic operations 4, 5 and 6.

(4p)

(3p)

Problem 2


- Analyse the *Circuit_E* in Fig. 2 using method I to obtain its truth table E = f(A, B, C, D). Firstly, explain your plan and the concepts and procedures involved in the deduction.
- 2. What is maximum frequency of the generator f_{MAX} that we can use to drive an input? Calculate the power consumption when the circuit is running at such frequency. Calculate both parameters for implementations using (a) CMOS gates and (b) TTL_LS.
- 5. Invent the truth table using a plan A based on only NOR2 gates.



Problem 3

The circuit in Fig. 3 is a 3-bit Gray decoder.

- 1. Complete the truth table. Obtain the outputs equations.
- 2. Connect LED active-high at each circuit output (V_{AKQ} = 1.9 V). Calculate the limiting resistors to drive each LED with 800 μ A in the worst-case scenario using CMOS logic.
- **3.** Describe the schematic or flowchart to be able to translate the truth table into VHDL using plan B.
- 4. Plan and solve the circuit using the method of decoders (MoD). Apply some vectors to check that your circuit works as expected.



Problem 4

The circuit in Fig. 4 is a combinational circuit to convert from 1-digit BCD to Gray code.

- 1. Complete the truth table. Obtain the canonical equations for G₂ and G₁ indicating the terms of no interest as *don't care* values.
- If the circuit is solved completely using plan A, LS-TTL gates and simplified equations SoP or PoS from Minilog, calculate its propagation delay and maximum number of operations per second.
- **3.** Plan and solve the circuit using the method of decoders (MoD). Apply some vectors to check that your circuit works as expected.
- 4. Invent a *Dec_4_16* using only *Dec_2_4* and logic gates if necessary.




Fig. 4.

Problem 5




Fig. 5. 8-bit subtractor and its proposed internal architecture.

- 1. Generate a timing diagram representing these operations: 135 215; 215 1B5; 155 32; 976 155.
- **2.** If we can automate a VHDL test-bench, and all the input vector signals last for *Min_Pulse* = 3.4 μs, how long will it take to check all the truth table?
- **3.** Deduce all the outputs and internal signals while explaining the functionality of each component: Sign, HS, M, S, D, etc. for the following operation: 976 155.
- **4.** Explain what is the idea behind the chain RBO_L \rightarrow RBI_L implemented for several *Dec_Hex_7seg*.

(3p)

(3p)

Problem 6

The decoder from hexadecimal to 7-segment *Dec_Hex_7seg* represented in Fig. 6 works as indicated in the truth table.

- **1.** Describe a flowchart to be able to translate the truth table in VHDL using plan B.
- 2. Complete the circuit's truth table. How many maxterms contains a_L? How many logic gates will the circuit contain if solved using plan A and simpler equations SoP or PoS from Minilog or by truth table inspection? Which is power consumption of the circuit working at the maximum theoretical number of decoding operation per second if LS-TTL gates are used? Imagine all the circuit gates switching.
- 3. Calculate the limiting resistor R1 to drive the LED segments at V_{AKQ} = 2.1 V, I_{DQ} = 1.2 mA.




Fig. 6. Idea of the decoder *Dec_Hex_7seg* truth table used for driving active-low LED segments.

Annex. Fig. 7 shows the electrical characteristics of a single logic gate in classic CMOS

$P_S + P_{dyn} = I_{\text{DD}Q} \cdot V_{\text{DD}} + V_{\text{DD}}^2 \cdot C_L \cdot f$

MC14069UB	Symbol					
		-	Min	Тур	Мах	Unit
Output Voltage V _{in} = V _{DD}	"0" Level	V _{OL}		0	0.05	Vdc
V _{in} = 0	"1" Level	V _{OH}	4.95	5.0		Vdc
Input Voltage (V _O = 4.5 Vdc)	"0" Level	V _{IL}	_	2.25	1.0	Vdc
(V _O = 0.5 Vdc)	"1" Level	V _{IH}	4.0	2.75	_	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc)	Source	I _{OH}	- 2.4 - 0.51	- 4.2 - 0.88	_	mAdc
(V _{OL} = 0.4 Vdc)	Sink	I _{OL}	0.51	0.88	—	mAdc
Input Current		l _{in}	_	±0.00001	± 0.1	μAdc
Input Capacitance (Vin = 0	C _{in}	_	5.0	7.5	pF	
Quiescent Current (Pe	r Gate)	I _{DD}	—	0.084	42	nAdc
Total Supply Current (C _L = 50 pF) (Dynamic plus Quiescent(Per Gate)		Ι _Τ	I _T = (0.	μAdc		
Propagation Delay Times (C _L = 50 pF) t _{PLH} , t _{PHL} = (0.90 ns/pF) C _L + 20 ns		t _{PLH} , t _{PHL}	_	65	125	ns




Fig. 7. Characteristics of a logic gate in CMOS technology

Annex. Fig. 8 shows the characteristics of a single logic gate in LS-TTL technology.

$P_S + P_{dyn} = I_{DDQ} \cdot V_{DD} + V_{DD}^2 \cdot C_L \cdot f$

Symbo	Parameter		Μ	Min Nom Max		(L	Inits			
V _{CC}	Supply Voltage		4.	75	5 5.25		5	V 74LS0		S04
V _{IH} HIGH Level Input Voltage		1	2				V			
V _{IL} LOW Level Input Voltage					0.8		V		≫—	
I _{OH}	HIGH Level Output Current					-0.4	1	mA	-	
I _{OL}	LOW Level Output Current					8		mA		
Symbol	Parameter		Conditions				Min	Тур	Мах	Units
VI	Input Clamp Voltage	$V_{\rm CC} = Min, I_{\rm I} = -18 \text{ mA}$						-1.5	V	
V _{OH}	HGH Level		V _{CC} = Min, I _{OH} = Max,				2.7	3.4		V
	Output Voltage	V _{IL} = Max							v	
V _{OL}	V _{OL} LOW Level Output Voltage		$V_{CC} = Min, I_{OL} = Max,$					0.35	0.5	
			$V_{IH} = Min$							V
			$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$					0.25	0.4	
lj –	nput Current @ Max		$V_{CC} = Max, V_I = 7V$						0.1	mA
	Input Voltage									
	HIGH Level Input Current		$V_{CC} = Max, V_I = 2.7V$						20	μA
	OW Level Input Current		$V{CC} = Max, V_I = 0.4V$						-0.36	mA
l _{OS}	Short Circuit Output Current		V _{CC} = M a x				-20		-100	mA
I _{CCH}	Supply Current with Outputs HIGH		V _{CC} = Max					1.2	2.4	mA
I _{CCL}	Supply Current with Outputs LOW		V _{CC} = M a x					3.6	6.6	mA
Symbol	Parameter C _L = 50 pF	Min	Max	Units	•				Vcc	ľ
t _{PLH}	Propagation Delay Time	4	15	ne		PULSE				
	LOW-to-HIGH Level Output	4	15	ns	G	ENERATOR		IPUT	\sim	
t _{PHL}	Propagation Delay Time	4	15	ns	-			7	GND	Ť°
	HIGH-to-LOW Level Output		15						÷	÷

Fig. 8. Characteristics of a logic gate in LS-TTL technology

NOTE for all problems and questions: draw circuits, sketches or diagrams, explain as clearly as possible what you do and how you are inventing circuits or processing calculations as you did when you wrote your project reports. Justify your results.