


Problem 1


(4p)

For the **ALU_8bit** shown in Fig. 1a.

1. Indicate the range of the integer operands and results for the arithmetic operations in 2C. Complete the eight operations in binary for the following operands indicating as well the flag values when they care (check your results in decimal when necessary). Use a coloured square to indicate the position and value of the sign bit for arithmetic operations:
 $A = "10111011"; B = "01001001"$




2. Propose and explain the general architecture of the ALU designed internally using **plan C2**. Discuss using a timing diagram, which may be its maximum theoretical operational speed in Mops (millions of operations per second) if implemented using LS-TTL chips.
3. The ALU contains several chips and logic circuits; one of them is the chip **Int_Add_Subt_8bit**, as shown in Fig. 1b, to perform additions and subtractions of 8-bit integer numbers in 2C. Draw a sketch **plan C2** for this component. How many VHDL files will include this component?
4. Another component that we can find in the ALU is the **Adder_1bit**. Design it in **plan C2** using the method of multiplexers (MoM) with **MUX_2**. Apply some vectors to check that your circuit works as expected.



OP	operations
0	A+B OR
1	A · B AND
2	A ⊕ B XOR
3	B' NOT
4	A+B Add
5	A-B Subtract
6	2C(B) 2's complement
7	A * B Mult

a)



b)

Fig. 1. a) 8-bit arithmetic and logic unit; b) one of **ALU_8bit** internal components used for performing the arithmetic operations 4, 5 and 6.

Problem 2

(3p)

1. Analyse the *Circuit_E* in Fig. 2 using **method I** to obtain its truth table $E = f(A, B, C, D)$. Firstly, explain your plan and the concepts and procedures involved in the deduction.
2. What is maximum frequency of the generator f_{MAX} that we can use to drive an input? Calculate the power consumption when the circuit is running at such frequency. Calculate both parameters for implementations using (a) CMOS gates and (b) TTL_LS.
5. Invent the truth table using a **plan A** based on only NOR2 gates.




Fig. 2. Combinational circuit $E = f(A, B, C, D)$.

Problem 3

(3p)

The circuit in Fig. 3 is a 3-bit Gray decoder.

1. Complete the truth table. Obtain the outputs equations.
2. Connect LED active-high at each circuit output ($V_{AKQ} = 1.9\text{ V}$). Calculate the limiting resistors to drive each LED with $800\ \mu\text{A}$ in the worst-case scenario using CMOS logic.
3. Describe the schematic or flowchart to be able to translate the truth table into VHDL using **plan B**.
4. Plan and solve the circuit using the method of decoders (MoD). Apply some vectors to check that your circuit works as expected.




Fig. 3.

Problem 4

(3p)

The circuit in Fig. 4 is a combinational circuit to convert from 1-digit BCD to Gray code.

1. Complete the truth table. Obtain the canonical equations for G_2 and G_1 indicating the terms of no interest as *don't care* values.
2. If the circuit is solved completely using **plan A**, LS-TTL gates and simplified equations SoP or PoS from Minilog, calculate its propagation delay and maximum number of operations per second.
3. Plan and solve the circuit using the method of decoders (MoD). Apply some vectors to check that your circuit works as expected.
4. Invent a Dec_4_16 using only Dec_2_4 and logic gates if necessary.





Fig. 4.


Problem 5

(3p)

We aim to design the subtractor $R = A - B$ circuit in Fig. 5a capable of using 3-digit BCD operands and representing output results in 7-segment displays. Its proposed internal **plan C2** structure is represented in Fig. 5b where we can see a simple *Subt_8bit* (Chip1) as the arithmetic circuit for radix-2 numbers.



a)



b)

Fig. 5. 8-bit subtractor and its proposed internal architecture.


1. Generate a timing diagram representing these operations: $135 - 215$; $215 - 185$; $155 - 32$; $976 - 155$.
2. If we can automate a VHDL test-bench, and all the input vector signals last for $Min_Pulse = 3.4 \mu s$, how long will it take to check all the truth table?
3. Deduce all the outputs and internal signals while explaining the functionality of each component: Sign, HS, M, S, D, etc. for the following operation: $976 - 155$.
4. Explain what is the idea behind the chain $RBO_L \rightarrow RBI_L$ implemented for several *Dec_Hex_7seg*.

Problem 6

(3p)

The decoder from hexadecimal to 7-segment *Dec_Hex_7seg* represented in Fig. 6 works as indicated in the truth table.

1. Describe a flowchart to be able to translate the truth table in VHDL using **plan B**.
2. Complete the circuit's truth table. How many maxterms contains **a_L**? How many logic gates will the circuit contain if solved using **plan A** and simpler equations SoP or PoS from Minilog or by truth table inspection? Which is power consumption of the circuit working at the maximum theoretical number of decoding operation per second if LS-TTL gates are used? Imagine all the circuit gates switching.
3. Calculate the limiting resistor R1 to drive the LED segments at $V_{AKQ} = 2.1\text{ V}$, $I_{DQ} = 1.2\text{ mA}$.




LT _L	BI _L	RBI _L	$Y_{in}(3..0)$	a _L	b _L	c _L	d _L	e _L	f _L	g _L	RBO _L	Comments
0	x	x	x	0	0	0	0	0	0	0	1	Lamp test (all ON)
1	0	x	x	1	1	1	1	1	1	1	1	Blanking function
1	1	0	0	1	1	1	1	1	1	1	0	Blank when 0
1	1	1	0	0	0	0	0	0	0	1	1	Display 0
1	1	1	1	1	0	0	1	1	1	1	1	Display 1
1	1	1	1	1	1	1	1	1	1	1	1	Display F
1	1	1	F	0	1	1	1	0	0	0	1	Display F

Fig. 6. Idea of the decoder *Dec_Hex_7seg* truth table used for driving active-low LED segments.

Annex. Fig. 7 shows the electrical characteristics of a single logic gate in classic CMOS

$$P_S + P_{dyn} = I_{DDQ} \cdot V_{DD} + V_{DD}^2 \cdot C_L \cdot f$$

MC14069UB 	Symbol	25°C			Unit
		Min	Typ	Max	
Output Voltage $V_{in} = V_{DD}$ "0" Level $V_{in} = 0$ "1" Level	V_{OL}	—	0	0.05	Vdc
	V_{OH}	4.95	5.0	—	Vdc
Input Voltage ($V_O = 4.5$ Vdc) "0" Level ($V_O = 0.5$ Vdc) "1" Level	V_{IL}	—	2.25	1.0	Vdc
	V_{IH}	4.0	2.75	—	Vdc
Output Drive Current ($V_{OH} = 2.5$ Vdc) ($V_{OH} = 4.6$ Vdc) ($V_{OL} = 0.4$ Vdc)	Source I_{OH}	-2.4 -0.51	-4.2 -0.88	—	mAdc
	Sink I_{OL}	0.51	0.88	—	mAdc
Input Current	I_{in}	—	± 0.00001	± 0.1	μ Adc
Input Capacitance ($V_{in} = 0$)	C_{in}	—	5.0	7.5	pF
Quiescent Current (Per Gate)	I_{DD}	—	0.084	42	nAdc
Total Supply Current ($C_L = 50$ pF) (Dynamic plus Quiescent(Per Gate))	I_T	$I_T = (0.3 \mu A/kHz) f + I_{DD}$			μ Adc
Propagation Delay Times ($C_L = 50$ pF) $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 20 \text{ ns}$	t_{PLH}, t_{PHL}	—	65	125	ns




Fig. 7. Characteristics of a logic gate in CMOS technology

Annex. Fig. 8 shows the characteristics of a single logic gate in LS-TTL technology.

$$P_S + P_{dyn} = I_{DDQ} \cdot V_{DD} + V_{DD}^2 \cdot C_L \cdot f$$




Fig. 8. Characteristics of a logic gate in LS-TTL technology

NOTE for all problems and questions: draw circuits, sketches or diagrams, explain as clearly as possible what you do and how you are inventing circuits or processing calculations as you did when you wrote your project reports. Justify your results.