| ||
SP1_1: Analysis of Circuit_SP1_1 (Proteus and WolframAlpha) |
||
NOTE: This subproject must be solved only after having completed successfully lab session Lab1_1 because you will copy and adapt materials from it. |
1. Specifications
The aim of this laboratory exercise is to analyse Circuit_SP1_1 in Fig. 1 to deduce its truth table using methods I (Proteus) and II (WolframAlpha).
Method III is recommended as an additional classroom exercise, and method IV will be the subject of next SP1_2.
|
Fig. 1. Symbol and circuit based on logic gates to be analysed. |
2. Planning
Method 1: Using Proteus and simulation models from low-power Schottky transistor-transistor logic (LS-TTL) library. Project location:
C:\CSD\P_Ch1\SP1_1\Proteus\(files, pictures, sketches, docx, etc.)
Steps:
1. Find in this web a similar pdsprj circuit file to copy and adapt. Rename it an save it in the given directory. Run it to check see how it works.
2. Change the name of the symbol subcircuit to Circuit_SP1_1 keeping its internal architecture.
3. Delete, add and draw wires and connections until Fig. 1 is captured. Draw one gate at a time and few connections and run to check and prevent errors. Use only LS-TTL chips.
4. Run the circuit and deduce its truth table.
Method 2: Using WolframAlpha. Project location:
C:\CSD\P_Ch1\SP1_1\Wolfram\(files, pictures, sketches, docx, etc.)
Steps:
1. Deduce the circuit equation.
2. Start copying to WolframAlpha equation window some fraction of the equation such "truth table not(B and C)" to check that WolframAlpha engine is running.
3. Save equations in a file and go completing the equation in WolframAlpha step by step.
4. Interpret results, rearrange truth table columns if necessary and deduce the circuit truth table.
Fig. 2. Circuit analysis concept map. In this SP1_1 methods I and II are covered along with method III in class. |
3. Developing
As indicated above, use separate sheets of paper and folders for each plan. This exercise must be solved only after having completed lab session Lab1_1.
4. Testing
Verifying the circuit analysis means comparing results from different methods. Logically, all four methods generate the same truth table. So, a simple sheet indication that the two analysis proposed generate the same truth tables is enough.
5. Report
Follow this rubric for writing reports. Because in this assignment you are solving two projects, at least eight sheets of paper are required.