

SP3_2 Implementing the control unit (FSM) and completing design phase #1

I. Specifications

The aim of this preparatory laboratory assignment is to analyse the given circuit for the programmable timer and complete hardware and software.




Fig. 1 Programmable timer.

II. Planning.

Study all the project sections and draw the truth table and its equivalent flowchart for *state_logic()*

III. Development, debugging

IV. Test

Write the *state_logic()* C code, start a new MPLABX project *Prog_Timer_prj*, compile and run and verify in Proteus that your circuit work as expected.


V. Measurements and questions

- Measure the circuit precision in timing periods when for instance $PC = 3$; $PC = 3000$
- Measure using breakpoints how long does it takes to execute the main loop.
- Measure how long does it takes to execute *ISR()*
- What happens if OSC crystal is replaced by 4 MHz?
- How to make TRG sensitive to rising edges?


Annex

Paper work on diagrams, sketches, flowcharts and materials for studying the project in detail and completing it.


Example of hardware-software diagram:




General software organisation



RAM variables




Proposed state diagram




Initialising the system

✓ `init.system()` discussion (complete the discussion)



✓ allow INTO interrupts (TRG) \rightarrow `INT0IE = 1;`
 ✓ select INTO falling edge \rightarrow `INT0EDG = 0;`








✓ disable INT1 interrupts (CLK) because the datapath is not required at Idle state \rightarrow `INT1IE = 0;`
 ✓ enable general interrupts \rightarrow `GIE = 1;` (to allow TRG interrupts when Idle)

Reading inputs: PC(15..0)



✓ notes on read_inputs()

read inputs output:




Writing outputs

write_outputs() discussion




Interrupt service routine

interrupt service routine ISR()



- Clear hardware flag means that the system can be interrupted again by the same mechanism
- Software flag variables will be used in main programme and cleared once used

Counter structure in the datapath, a software/algorithmic/behavioural translation of the datapath operating resources in the hardware-software diagram.




Output logic truth table and flowchart

output logic truth table

state logic	var_ETP; var_Timer_out	Datapath variables
Idle	0 0	x
Setup-TP_count	0 1	read PC Max_count = PC Counter_mod64k = 0 enable CLK int
Timing-TP	0 1	run datapath
Setup-ETP_count	1 0	Max_count = 50 (50ms) Counter_mod64k = 0
Timing-ETP	1 0	run datapath
Stop datapath	0 0	disable CLK interrupts

output logic drives outputs and controls datapath operations



State logic truth table and flowchart

Oscilloscope measurements and watch window for debug.

