



Some ideas on the design of Project 8.4

- It is an advanced system composed of datapath + control unit
- The design requires components from previous projects



status signal is '1' when $CE=1$ and Q is at last state

Counter_even_odd_2digit

Control signals

- { STR → Start pulse registered
- RST-C → reset counter
- RST-FF → reset flip-flop

End of operation → EoC → $\overline{1} \overline{1}$ when stopping at the end of the counting sequence
or End of counting

$\rightarrow EO_L = A(7)$

- $0 \rightarrow 50$ bytes (odd numbers)
- $1 \rightarrow 50$ bytes (even numbers)

Chip2 in the datapath.vhd

- Plan Y design
- Plan C2 using Counter_mod16 from Problem 7.2

Next idea

Solve it
in P12
using a μC