



## Some ideas on the design of Project 8.4

- It is an advanced system composed of datapath + control unit
- The design requires components from previous projects



status signal is '1' when CE='1' and Q is at last state

Control signals

- STR → Start pulse registered
- RST-C → reset counter
- RST-FF → reset flip-flop

End of operation → EoC → when stopping at the end of the counting sequence or end of counting

EO\_L = A(7) } 0' → 50 bytes (odd numbers)  
 Even or odd numbers } 1' → 50 bytes (even numbers)

Chip2 in the datapath.vhd

- Plan Y design
- Plan C2 using Counter\_mod16 from Problem 7.2

Next idea

solve it in P12 using a  $\mu C$