Exam solution ideas

Problem 1

This is a solution of the circuit using method II: <u>P1</u> analysis (method I). <u>P1</u> in Proteus (method II) to check the analytical result and edited printed output <u>waves</u>.

If we zoom Chip1 low to high transition, we see that Chip0 and Chip1 are chained. The longest clock to output propagation path is CLK to Q1. If our FF are solved as standard FSM: $t_{CO_MAX} = 2 \cdot t_{CO_chip} = 2 \cdot (t_{CO_FF} + 3 \cdot t_{P_1gate})$

Problem 2

A similar circuit is <u>D2.3</u>. It is solved as a typical synchronous standard counter with six states with outputs in binary one-hot. See for example the <u>Counter BCD 1digit</u> plan X example tutorial to repeat the design procedure step by step. Use Gray to encode the states (only 3 D_FF required).

For standard synchronous circuits designed systematically as FSM, their CLK to output propagation delay is predictable: $t_{CO_FSM} = t_{CO_FF} + 3 \cdot t_{P_1gate}$

Problem 3

The CLK_Generator is a standard plan C2 circuit studied in <u>L8.2</u>. It consist of a chain of frequency dividers (*Freq_div_N*) and T_FF to square the output signals. Find the frequency dividers that generates the best approximation to the required frequencies: $N_1 = 182$; $N_2 = 9$; $N_3 = 2238$.

Higher accuracy requires finding better division ratios for each output frequency, thus an alternative circuit in our CSD course context may be based on a parallel internal architecture including three full frequency dividers and so many more *D_FF*.

Problem 4

How to chain shift registers is explained in <u>L7.3</u>. In this project two component will be required, a *Shift_reg_4bit* and a *Shift_reg_2bit*. The roulette project <u>D2_12</u> option #3 uses a bit rotator based on shift registers.

Problem 5

How to chain standard radix-4 *Counter_mod16* is explained in <u>L7.3</u>. In this project two components will be required to reach the number 74. The roulette project <u>D2_12</u> option #1 uses a modulo 37 counter based on *Counter_mod16*.

This counter expansion and count truncation mechanism is also explained for a modulo 24 in the highlighted project <u>P7</u>.

Problem 6

OSC and master reset circuits are discussed in <u>L9.2</u>. How to read inputs is presented in <u>L9.3</u>. How to write outputs is explained in, <u>L9.4</u>. The microcontroller pins that can be used as interrupts are discussed in this <u>unit</u> after having presented the FSM adaptation in <u>L10.1</u>:

Problem 7

A similar circuit is <u>D3.3</u>. Here we apply and adapt everything from the plan X solution of the *Counter_BCD_1digit* in <u>LAB10</u> or also the serial transmitter highlighted in <u>P10</u>.

Problem 8

P12 design phase #1 example, as the first project proposed in the LAB11.

Problem 9

P12 design phase #2 and design phase #3 examples, as the second and third <u>LAB11</u> projects. On the <u>TMR0</u>. Solving this project requires the planning in Problem 8.

Problem 10

Generating timing periods using <u>TMR2</u> is presented as design phase#4 in the serial transmitter in <u>P12</u>. Solving this project requires the planning in Problem 8.