<u>UPC</u>. <u>EETAC</u> bachelor's degrees in telecommunications systems and in network engineering. Semester 2A. Digital Circuits and Systems (<u>CSD</u>). Grades will be available online by June 27<sup>th</sup>. Questions about the exam at <u>office time</u>.

Second exam.

## Solve 7 of the 10 questions

June 20<sup>th</sup>, 2023

Chapter 3 questions

1. Use the TMR0 in 16-bit mode of operation (shown in Fig. 2) for designing a frequency meter instrument for measuring unknown frequencies up to 5 MHz. The gate time T<sub>G</sub> = 50 ms, when the counter is enabled, is derived from an external signal. Discuss the specifications and propose a plan including hardware and software schematics and diagrams.



- 2. Add to the previous frequency meter an LCD display to show the measured frequency and messages to indicate overflow. Explain what hardware and software modifications are required.
- **3.** Use TMR2 peripheral represented in Fig. 3 to replace the external gate time  $T_G = 50$  ms pulse in Fig. 1. Explain how to plan and organise the software and what functions are affected.  $F_{OSC} = 12$  MHz.



4. Read the pins display minutes (DM) and display seconds (DS) of the application represented in Fig. 4 connected at RC6 and RB3 respectively. Explain the flowchart and how are evolving variable content using bitwise operations. Draw and explain what is a power-on reset circuit and how does it work.



5. Write the variables *var\_Alarm* and *var\_Error* in the pins indicated in Fig. 5. Explain the flowchart of bitwise operations and the memory content while preserving the port bits of no interest. Draw and explain what is a typical circuit for a microcontroller oscillator and why it is required.

## Chapter 2 questions

6. Invent a synchronous BCD down counter module 13 (*Counter\_BCD\_mod13*) using plan C2 and the universal component *Counter\_mod16* the symbol of which is proposed in Fig. 6. Specifications (symbol, timing diagram, state diagram) and plan (schematics and components).



7. Using our FSM or dedicated processor strategies, invent a digital door lock as represented in Fig. 7 that opens a door (CNTL = '1') only when the secret code "65" is detected. Specifications (symbol, timing diagram, state diagram) and plan. Determine the number of VHDL files required.



**8.** Invent the synchronous *CLK\_generator* represented in Fig. 9. Specifications and plan. Number of *D\_FF* used. Number of VHDL files included in the project. Design a *Freq\_div\_N* using plan Y.



**9.** Invent a 10-bit universal shift register using plan C2 and the component represented in Fig. 9. Use the invented device to generate a 10-bit LED left rotator in one-hot code.



**10.** Analyse the circuit in Fig. 10 using a timing diagram and find the binary codes in the output vector Q(2..0). Discuss what will be the circuit's maximum frequency of operation, and how to measure it in the laboratory.

