

Problem 1.

(2.5p)





Fig. 1  
Circuit based on 1-bit memory cells and combinational circuits.



1. Analyse the circuit in Fig. 1 to determine the output F completing the timing diagram in this sheet of paper.
2. Explain why asynchronous circuits have disadvantages respecting synchronous circuits.
3. Explain how many VHDL files are necessary to develop and simulate the circuit using EDA tools.
4. If the propagation time of a logic gate is  $t_p = 2.3$  ns, discuss and estimate the circuit's maximum speed.

Problem 2.

(3.5p)

Design an alarm system for a refrigerator door as shown Fig. 2 using VHDL techniques and structural plan C2 for a target PLD chip. The specifications are represented in the timing diagram in Fig. 3: when the door is open for less than 20 s nothing happens, when the door is kept open for more than 20 s, the buzzer generates an alarm tone until the door is closed.




Fig. 2. Entity




Fig. 3. Waveforms.

As shown in Fig. 4, the Chip1 FSM is controlling the Chip 2 datapath and generating an output B that is high when the alarm is on.




Fig. 4. Dedicated processor architecture.




Fig. 5. State diagram proposed for Chip1 FSM showing only states and transitions.

1. Invent the `CLK_Generator` Chip3 to obtain the 1.2 kHz squared `TONE_CLK` and the 10 Hz `SYS_CLK` signals to drive the circuit from the 15 MHz crystal oscillator.
2. Complete the state diagram in Fig. 5 proposing the outputs `LD`, `RST` and `B` from the FSM that have to be written in parenthesis at each state.

