



PROBLEM 1

c) → Draw the circuit in paper and name signals of interest



→ Analyse the sampled values at each  $k(0)$ ,  $k(1)$ ,  $k(2)$  and apply FF function table




a) asynchronous circuit → FF driven by different CLK signals  
↳ delays in edge transitions and complications!

⇒ Solve the same  $5 \rightarrow 4 \rightarrow 7 \rightarrow 2$  circuit using a canonical synchronous FSM and compare both realisations

b) T\_FF.vhd, D\_FF.vhd, Circuit\_top.vhd, Circuit\_top\_tb.vhd

d)



One-hot → internal current state encoding  
 $\left. \begin{matrix} S_0 = 01 \\ S_1 = 10 \end{matrix} \right\} \rightarrow \underline{\underline{2 \text{ D.F.F}}}$