




T-FF functions table:

T	Q <sup>+</sup>
0	Q
1	Q'



- b) → 8 states  
 → It is a synchronous counter that generates the numbers 0, 1, 2, 7, 8, 9, 10, 15, 0, ... running continuously  
 →  $Q_0 \rightarrow \frac{f_{CLK}}{2}$ ,  $Q_1, Q_2 \rightarrow \frac{f_{CLK}}{4}$ ,  $Q_3 \rightarrow \frac{f_{CLK}}{8}$ ;  $Q_2 \rightarrow \underline{\underline{DC=25\%}}$

P2



$$2 \cdot N_1 = \frac{25.175 \text{ MHz}}{503.5 \text{ kHz}} = 50 \rightarrow N_1 = 25$$

$$2 N_2 = \frac{1.007 \text{ MHz}}{100 \text{ Hz}} = 10070 \rightarrow N_2 = 5035$$

$$2 N_3 = \frac{200 \text{ Hz}}{1 \text{ Hz}} = 200 \rightarrow N_3 = 100$$

b) CLK\_Generator.vhd (top)

freq\_div\_25.vhd  
 freq\_div\_5035.vhd  
 freq\_div\_100.vhd  
 T\_FF.vhd

} components

T\_FF requires 1 D\_FF (2 states) → 3

$N = \text{divider modulo (number of states)}$ 
 $\leq 2^n$ 
 $\leftarrow n \leftarrow \text{number of bits of the counter}$

$$n \geq \left( \frac{1}{\log 2} \right) \log N$$


$N_3 = 100 \quad n = 7 \quad \rightarrow 7$

$N_2 = 5035 \quad n = 13 \quad \rightarrow 13$

$N_1 = 25 \quad n = 5 \quad \rightarrow 5$

Number of D\_FF → 28

c) freq\_divN is a FSM solved using the plan Y (STD\_LOGIC\_VECTOR)




Arithmetic library in VHDL

(Adder)

TCN = '1' when current.state is Max.Count and CE = '1' else '0'

**P3** Example of read and write in the ENC-124

a)




- Objective when reading




Var-D active high


→ When clicking a key a '1' is set in the corresponding bit



b) write objective is to send each variable bit to the corresponding pin



- $Y(3) \rightarrow RB4$
- $Y(2) \rightarrow RC3$
- $Y(1) \rightarrow RE2$
- $Y(0) \rightarrow RE1$



start

Read all the port B and preserve the bits of no interest

```


var_buf = PORTB;
var_buf = var_buf & 0b11101111;
  
```

shift  $Y(3)$  to the position of the pin

```

var_buf3 = (var_Y & 0b00001000) << 1;
  
```


OR and write the port



```

PORT B = var_buf2 | var_buf3;
  
```

The same with the other bits



Run & test (watch window and LED) before continuing with  $Y(2)$ , etc.


P4

a)

CE_L	SR_L	LED <sup>+</sup>
↓	X	LED do nothing
0	0	rotate → (right)
0	1	rotate ← (left)


10000000 S<sub>0</sub>  
 01000000 S<sub>1</sub>  
 00100000 S<sub>2</sub>  
 ⋮  
 00000001 S<sub>7</sub>  
 10000000 S<sub>0</sub>  
 ⋮

It is a FSM



(\* outputs are indicated above. It is a one-hot code where the '1' is shifted to the right or the left and then starts again

b)




D\_FF=3

8 states → r=3 in binary  
 CC2 will be a code converter from binary to one-hot  
 CC1 will count in binary up and down


Example drawing of the state register (hardware)

structural descriptions




This circuit is written as a process in VHDL  
 Behavioural descriptions

when  $CD\_L = '0'$   $\rightarrow$   $CD = 1 \rightarrow$   $current\_state = "000"$



which is converted by the CC2 truth table to "10000000" LED(7..0)

VHDL Behavioural descriptions



CC1 truth table


c)

CEL	SRL	current state	next state
1	X	current state	current state
}	}	S <sub>0</sub>	S <sub>L</sub>
		S <sub>1</sub>	S <sub>2</sub>
		⋮	⋮
		S <sub>7</sub>	S <sub>0</sub>
		S <sub>0</sub>	S <sub>7</sub>
		S <sub>1</sub>	S <sub>0</sub>
		⋮	⋮
		S <sub>7</sub>	S <sub>6</sub>


d) all the loops disabling the shifting

CC2 truth table

current state	LED
S <sub>0</sub>	1 0 0 0 0 0 0 0
S <sub>1</sub>	0 1 0 0 0 0 0 0
⋮	⋮
S <sub>7</sub>	0 0 0 0 0 0 0 1




(IF)



(ELSE)

(IF)




(ELSE)

(left shift)




state enumeration  
state type





Synchronous FSM as in b)



$$t_p = t_{co} + t_{p_{CC2}}$$


$\uparrow$  D-FF       $\searrow$  For instance, a 3-level-of-gate combinational circuit

$$t_p = T_{CLK_{min}} = t_{co} + 3t_{p_{gate}}$$



$$= 4.5ns + 3 \cdot 3.3ns = 14.4ns$$

$$f_{CLK_{max}} \leq 69.45 MHz$$

P5





(\*) CLK will be replaced by the TMRO, so, there's no need for an external input associated to an external interrupt like INTO (RBO)




c)


d) → Similar to P4c)  
 CC2 { The truth table → flowchart → translated  
 CC1 { now to C code




e)





is used to set the var-CLK-flag to simulate/replace an external CLK



interrupts to advance the shifter/rotator



(it means that 400ms has elapsed)



f)

