

Problem 1


a)

	Q_4	Q_3	Q_2	Q_1	Q_0
S_ϕ	0	0	0	0	0
S_1	1	0	0	0	0
S_2	1	1	0	0	0
S_3	1	1	1	0	0
S_4	1	1	1	1	0
S_5	1	1	1	1	1
S_6	0	1	1	1	1
S_7	0	0	1	1	1
S_8	0	0	0	1	1
S_9	0	0	0	0	1


T_{C10}
(*)

$T_{C10} = 1$ in S_9 and Up
and $\overline{CE} = 1$

or in S_0 and Down
and $\overline{CE} = 1$



FSM structure:



There are 10 states, then if coded in one-hot it is required 10 D-FF and if coded in binary it is required 4 D-FF.

c)


CE	UD-L	Current-state	next-state
0	X	S ₀	S ₀
1	1	S ₀	S ₁
1	0	S ₀	S ₉

0	X	S ₁	S ₁
1	1	S ₁	S ₂
1	0	S ₁	S ₀

0	X	S ₂	S ₂
1	1	S ₂	S ₃
1	0	S ₂	S ₁

	⋮	⋮	⋮
0	X	S ₉	S ₉
1	1	S ₉	S ₀
1	0	S ₉	S ₈

Behavioral representation



d) Main VHDL sentences of CC2.

CC2: Process (current-state, CE) UD-L)

BEGIN

IF ((current-state = Sg) AND (CE = '1') AND (UD-L = 1))
 OR (current-state = S0) AND (CE = '1') AND (UD-L = 0) THEN
 TC20 <= '1';

ELSE

TC20 <= '0';

END IF

CASE current-state IS

When S0 =>

Q <= "00000";

When S1 =>

Q <= "10000";

When S2 =>

Q <= "11000";

When Sg =>

Q <= "00001";

END CASE

END PROCESS

e) The functional simulation is ideal
In this case the maximum frequency can be ∞ .

f)

$$f_{\max} = \frac{1}{t_{co} + N \cdot t_{pd}}$$

If CC2 has three levels of gates.

$$f_{\max} = \frac{1}{48\text{ns} + 3 \cdot 17\text{ns}} = \boxed{103'09 \text{ MHz}}$$