UPC. EETAC. Bachelor Degree. 2A. Digital Circuits and Systems (CSD). Grades will be available by April 11. Questions about the exam: office time.

Exam 1: (Problem 1) and [(Problem 2) or (Problem 3) or (Problem 4)]
April 4, 2024

## Problem 1

The circuit in Fig. 1 is a BCD to 7-segment decoder to drive common cathode LED. Code "1111" generates the special symbol 'E' (error), and code " 1110 " generates a blank (no light).


Fig. 1. Dec_BCD_7seg circuit.

1. Complete the truth table and write the canonical equation based on minterms of output $\mathbf{b}=f(\mathrm{D})$. Write the canonical equation based on maxterms of output $\mathbf{e}=f(\mathrm{D})$.
2. Obtain the output $\mathbf{d}=f(D)$ using only 2 -input NAND.
3. Obtain the output $f=f(D)$ using the method of multiplexers (MoM) and a MUX_8.
4. Obtain the outputs $\mathbf{a}, \mathbf{g}$ using the method of decoders (MoD). Invent a decoder Dec_4_16 using components of the same kind Dec_2_4 and logic gates if necessary.
5. Propose a VHDL behavioural plan B for implementing the circuit.

To solve the next questions, we will imagine that one of the possible plan A circuits that we can obtain using equations is the RTL representation in Fig. 2.
6. Calculate the circuit's longest propagation time $t_{p}$ and explain using a timing diagram what is the meaning of such concept. Calculate the circuit's maximum speed (number of decoding operations per second). Fig. 3 shows the characteristics of a single logic gate in classic CMOS technology.
7. Calculate the circuit's static power consumption. Calculate the dynamic power consumption imagining that all the gates are switching at maximum speed.
8. Represent the transfer function and the noise voltage margins of a CMOS gate. Using Fig. 3 data calculate the limiting resistors to bias the seven LED at $\mathrm{I}_{\mathrm{Q}}=12 \mathrm{~mA}$ and $\mathrm{V}_{\mathrm{AKO}}=2.2 \mathrm{~V}$.


Fig. 2. A possible circuit implementation using gates.

Electrical Characteristics - Dynamic
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }} \quad$ Propagation delay time | $V_{D D}(\mathrm{~V})=5$ |  | 55 | 110 | ns |

Electrical Characteristics - Static

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 0 | 0.05 |
| $\mathrm{~V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4.95 | 5 |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input low voltage | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input high voltage | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4 |  | 1 |
| IDDQ | Quiescent device current | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | V |  |

$$
P_{S}+P_{\text {dyn }}=I_{\mathrm{DD} Q} \cdot V_{\mathrm{DD}}+V_{\mathrm{DD}}^{2} \cdot C_{L} \cdot f
$$

Fig. 3. Characteristics of a single logic gate in classic CMOS technology.

Our aim is to replicate in CSD the 3-to-8 line priority encoder 74 HC 148 represented as a classic chip in Fig. 4. We will design it using VHDL tools and plan A. All inputs and outputs are active-low. The first step is to redraw the chip's symbol and adapt signal names and the truth table in our way.


| INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E1 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | A2 | A1 | A0 | GS | E0 |
| H | X | X | X | X | X | X | X | X | H | H | H | H | H |
| L | H | H | H | H | H | H | H | H | H | H | H | H | L |
| L | X | X | X | X | X | X | X | L | L | L | L | L | H |
| L | X | X | X | X | X | X | L | H | L | L | H | L | H |
| L | X | X | X | X | X | L | H | H | L | H | L | L | H |
| L | X | X | X | X | L | H | H | H | L | H | H | L | H |
| L | X | X | X | L | H | H | H | H | H | L | L | L | H |
| L | X | X | L | H | H | H | H | H | H | LL | H | L | H |
| L | X | L | H | H | H | H | H | H | H | H | L | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | L | H |

X: Don't Care


Fig. 4. Encoder 8 to 3 circuit truth table from the 74 HC 147 datasheet. Symbol adaptation and truth table captured in minilog ready for minimisation.

1. How long is the circuit's truth table? How many minterms contain Y_L0?
2. Represent Eo_L using maxterms.
3. Represent GS_L as a SoP. Draw the logic circuit.
4. Represent Y_L1 as a PoS. Translate its equation into VHDL.

The Fig. 5 shows the symbol of a 9-bit adder/subtractor for integer numbers coded in two's complement.


Fig. 5. Int_Add_Subt_9bit.

1. How long is the circuit's truth table? What is the range of the operands? Draw an example timing diagram using the numbers and operations below. If the testbench time constant Min_Pulse $=232 \mathrm{~ns}$, how long does it take to run the simulation of the complete truth table?
2. Perform using binary symbols (' 0 ' and ' 1 '), the operations for integers in two's complement ( $2 C$ ) indicated below to demonstrate the algorithms. Calculate as well the operation flags and discuss with is the logic behind each one.
a) $(+179)-(+203)$
b) $(-211)-(+203)$
c) $(-179)+(+211)$
d) $(-203)+(203)$
3. Propose and explain a plan C 2 hierarchical internal design for the symbol in Fig. 5 capable of solving your algorithm. Design as well your components and other logic circuits that you will require. How many components will be necessary? How many VHDL files will contain this project? Deduce the number of gate-level of your circuit.

Firstly, let us invent the 3-input configurable logic gate in Fig. 6 capable of performing up to four logic functions. Secondly, let us use this new Gate_3input as the only component to implement logic functions.


Fig. 6. Gate_3input.

1. Plan, develop and draw the circuit of the Gate_3input using the method of multiplexers (MoM) and a MUX_4.
2. Design the Comb_circuit in Fig. 7 using only Gate_3input components.

$$
\begin{aligned}
w=f(k, Q, s) & =k \cdot s+s \cdot Q^{\prime}+k^{\prime} \cdot s^{\prime} \cdot Q \\
k & \rightarrow Q_{Q} \rightarrow W \\
s & \rightarrow \square
\end{aligned}
$$

Fig. 7. Combinational circuit $\mathrm{W}=f(\mathrm{~K}, \mathrm{Q}, \mathrm{S})$.

NOTE for all problems and questions: explain as clear as possible what you do and how you are inventing circuits or processing calculations. Justify your results.

