Exam solution ideas

Problem 1

- Method 1 on algebraic logic equations from any <u>P1</u> project analysis. Solve the same circuit using <u>method 2</u>, method 3 or method 4 and compare solutions. Method 3 in <u>LAB1.2</u> shows how to translate equations into VHDL.
- **2.** Propagation delay: <u>L4.3</u>.
- **3.** Power consumption <u>L4.3</u> and noise margins <u>L1.6</u>.
- 4. Method 1 from any <u>P1</u> project analysis.
- 5. Method 1 from any <u>P1</u> project analysis.
- 6. Only-NOR and only-NOR2 circuits <u>L1.5</u>.

Problem 2

7-8 This is comparator for radix-2 (L3.1) and two's complement integers (L4.1) proposed in D1.17.

9-10 How to build chained comparators (<u>L3.2</u>, plan C2) and how to test them can be found in several example tutorial projects:

Plan C2: hierarchical structure

<u>Comp_1bit</u> using the MoM <u>Comp_4bit</u> <u>Comp_10bit</u>

Problem 3

11 Designing circuits using a single-file flat architecture in Plan B is studied in <u>L2.3</u>, <u>LAB2</u>, and and truth table and flowcharts examples are found in many projects

Plan B: behavioural, truth table <u>MUX_8</u>, Lab2 <u>Dual_MUX_4</u> <u>Dec_3_8</u> <u>Hex_7seg_decoder</u> <u>Enc_10_4</u> <u>Dec_4_16</u> <u>Quad_MUX_2 / Quad_MUX_4</u> <u>lank_level_meter</u> <u>Bin_BCD_6bit</u> <u>BCD_bin_mod40</u> <u>Comp_1bit</u> <u>Adder_1bit</u>

12-13 MoD and decoder expansion examples is in $\underline{13.3}$.

14 MoM is also in L3.3.

15 This plan C2 example shows how to expand multiplexers: MUX_8

16 Driving LED is found in <u>L2.4</u>

Problem 4

17-18-19 The highlighted project <u>P4</u> shows the design and simulation of an adder/subtractor for integer numbers.

20 Gate-level and timing analyser tools are proposed in <u>LAB4</u>. The basics on propagation delays through a chain of multiple components is explained in <u>L4.3</u>.