UPC. EETAC. Bachelor Degree. 2A. Digital Circuits and Systems (CSD). Grades will be available by October 30. Questions about the exam: office time.

Exam 1. Choose to solve only $\mathbf{1 0}$ of the $\mathbf{2 0}$ questions proposed (1p each question)
October 23, 2023

## Problem 1

1. Obtain the logic expression $\mathbf{G}=f(\mathrm{~A}, \mathrm{~B}, \mathrm{C})$ of the circuit in Fig. 1. Translate it to VHDL as if you had to analyse the circuit using method III.
2. Calculate the circuit's worst-case propagation time and explain using a timing diagram what is the meaning of such concept. Calculate the circuit's maximum speed using schematics, instruments and timing diagrams. CMOS technology has the characteristics in Fig. 2.
3. Calculate the static power consumption. Calculate the dynamic power consumption imagining that all the gates are switching at maximum speed. Represent the transfer function and the noise voltage margins of a CMOS gate.
4. Simplify the circuit to obtain PoS or SoP equations.
5. Obtain de truth table of $\mathbf{G}=f(\mathrm{~A}, \mathrm{~B}, \mathrm{C})$ and the corresponding canonical equations.
6. Invent a new circuit $\mathbf{G}=f(\mathrm{~A}, \mathrm{~B}, \mathrm{C})$ using only NOR2 logic gates.


Fig. 1. Combinational circuit based on logic gates.

## Electrical Characteristics - Dynamic

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}, \mathrm{t}_{\text {PHL }} \quad$ UNIT |  |  |  |  |

Electrical Characteristics - Static

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 0 | 0.05 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4.95 | 5 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage | $\mathrm{V}_{\mathrm{O}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 1 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 4 |  |  | V |
| IDDQ | Quiescent device current | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 0.01 | 0.25 | $\mu \mathrm{A}$ |

$$
P_{S}+P_{\text {dyn }}=I_{\mathrm{DD} Q} \cdot V_{\mathrm{DD}}+V_{\mathrm{DD}}^{2} \cdot C_{L} \cdot f
$$

Fig. 2. CMOS technology characteristics for a single typical logic gate.

## Problem 2

The Fig. 3 shows the symbol and an example of a functional simulation wave diagram of the Sel_comp_8bit comparator when $\mathbf{N}={ }^{\prime} 0$ ', and so, the data is unsigned in radix- 2 .



Fig. 3. Example wave diagram from a partial testbench simulation when $\mathrm{N}=0$.
7. How long is the circuit's truth table? Write some values of the truth table using the input stimulus in Fig. 3 represented in ' 1 ' and ' 0 ' in radix- 2 when $\mathbf{N}=$ ' 0 '. What is the range of the operands?
8. Draw a similar timing diagram and truth table deducing the new output values suposing that now $\mathbf{N}=$ ' 1 ' and thus the same $\mathbf{A}$ and $\mathbf{B}$ input combinations in ' 0 ' and ' 1 ' represent integer numbers in two's complement. What is the range of the operands?
9. Propose a plan C2 hierarchical internal design of the circuit in Fig. 3 based on simpler chips of the same kind. How many components will be necessary? How many VHDL files will contain this project?
10. Draw the testbench schematic fixture. If in the testbench the time constant Min_Pulse $=1.75 \mu \mathrm{~s}$, how long does it take to run the simulation of the complete truth table? If the internal component Comp_1bit is solved using plan A equations in 3-levels-of-gates, and the techology is the CMOS in Fig. 2, what is the minimum Min_Pulse value?

NOTE for all questions: explain what you do, how are you inventing the circuits and justify your results and calculations.

## Problem 3

The equation in Fig. 4 represents a truth table which is going to be solved in VHDL using the plan B (behavioural) and the plan C2 (hierarchical based on components).

$$
\mathbf{P}=f\left(x_{3}, x_{2}, x_{1}, x_{0}\right)=\prod \mathrm{M}(1,2,5,7,8,10,13,15)
$$

Fig. 4. Truth table of a 4-input combinational circuit named Circuit_P.
11. Solve the function $\mathbf{P}$ using a plan $B$, a behavioural approach. Represent a schematic or flowchart and explain how to translate it into VHDL. What resources are used when synthesising this circuit in an FPGA?
12. Solve the function $\mathbf{P}$ using the method of decoders (MoD).
13. Invent a decoder Dec_4_16 using components of the same kind Dec_2_4 and logic gates if necessary.
14. Solve the function $\mathbf{P}$ using the method of multiplexers (MoM) and a MUX_4.
15. Invent a MUX_16 using components of the same kind (MUX_4 and MUX_2) and logic gates if necessary.
16. Draw and calculate a circuit to drive a LED active-low connected at output $\mathbf{P}$ in the indicated bias point in Fig. 5. Use the chip technology in Fig. 2.



Fig. 5. Typical LED bias characteristics.

## Problem 4

On the design an Int_Add_subt_9bit arithmetic circuit for 2C integer numbers.
17. Draw the circuit symbol and example truth table observing simulation results in Fig. 6 and considering the operands in 2C. Determine the range of the operands ( $\mathrm{A}, \mathrm{B}$ ) and result (R). Perform using binary symbols (' 0 ' and ' 1 '), some operations for integers in binary two's complement to demonstrate the algorithm.


Fig. 6. Example of Int_Add_Subt_9bit simulation wave results.
18. Using Fig. 6 as a reference, draw an ideal timing diagram adding some new operands in 2 C to demonstrate as well how the circuit overflows ( $O V=$ ' 1 '). Perform the arithmetic to calculate results using binary symbols (' 0 ' and ' 1 '). What is the OV detection algorithm or function?
19. Propose and draw a hierarchical plan C2 internal circuit based on binary radix-2 adder components such the classic chip 74LS283 represented in Fig. 7.


Fig. 7. Commercial chip 74LS283 and its RTL circuit (Adder_4bit).
20. Explain what is the parameter $t_{p}$ in Fig. 6 and how and using which tools such simulation results are obtained. If the technology 74LS has a $t_{P(1 \text { gate })}=3.6 \mathrm{~ns}$, calculate and explain the maximum operating speed of the Int_Add_Subt_9bit.

