Midterm exam. April 12<sup>th</sup>, 2023

Problem 1 (4p)

1. Design the function Q in Fig. 1 using only 2-input NOR. Explain firstly your plan.

$$Q = f(P_3, P_2, P_1, P_0) = \sum m(1, 2, 4, 6, 7, 12, 15) + \sum d(0, 10, 11)$$
 Fig. 1. Truth table of Circuit\_Q. ('d' terms are do not care).

**2.** Circuit\_Q invented in **1** will be implemented using a classic technology HCT (High Speed CMOS with TTL outputs) with the electrical characteristics shown in Fig. 2. Deduce and explain the maximum speed of computing and estimate the total power consumption at such frequency. What is the minimum value of Min\_Pulse if we intent to run gate-level simulations?

Symbol	Dorometer	Test Conditions	$T_A = -40^{\circ}$	Unit		
	Parameter	$V_{CC} = 5 V$	Min	Max		
V <sub>IH</sub>	High-level Input Voltage		2.0		V	
V <sub>IL</sub>	Low-level Input Voltage			0.8	V	
\/	High-level Output Voltage	I <sub>OH</sub> = -20μA	4.4		V	
$V_{OH}$		I <sub>OH</sub> = -4mA	3.84			
VoL	Low-level Output	I <sub>OL</sub> = 20μA		0.1	V	
	Voltage	I <sub>OL</sub> = 4.0mA		0.33		
Icc	Supply Current	V <sub>I</sub> = GND or V <sub>CC</sub>		20	μA	

Power Dissipation Capacitance per Gate	Тур	Unit	
C <sub>L</sub>	12	pF	

Symbol	Parameter	Тур	Unit	
$t_{P g}$	Propagation Delay	12	ns	

$$P_{gate} = P_S + P_{dyn} = I_{CCQ} \cdot V_{CC} + V_{CC}^2 \cdot C_L \cdot f$$

Fig. 2. Technology characteristics of HCT logic gates (adapted from 74HCT00 datasheet).

- **3.** Firstly, invent *Circuit\_Q* using the method of multiplexers (MoM) with a *MUX\_4*. Secondly, solve the *MUX\_4* expanding *MUX\_2* and logic if necessary. How many VHDL files will this project contain?
- **4.** Firstly, invent *Circuit\_Q* using the method of decoders (MoD). Secondly, solve your decoder expanding *Dec\_3\_8* and logic if necessary.

Problem 2 (3p)

1. The truth table in Fig. 3 represents some inputs and outputs of a *Selectable\_Add\_Subt\_Comp\_11bit* arithmetic circuit for operating with both integer (N = 1) and radix-2 (N = 0) numbers. Integers can be added (OP = 0) and subtracted (OP = 1). Radix-2 numbers can only be added. Draw its symbol. Find the range of input and output data and complete the truth table with the given values converting firstly the numbers into binary.

N	OP	A	В	$C_{\mathtt{out}}$	R	ov	Z	GT	EQ	LT
0	Х	666	1544	1	162	Х	0	0	0	1
0	Х	1544	1544							
0	Х	1544	666							
0	Х	0	0	0	0	Х	1	0	1	0
1	0	(+1018)	(-555)	X	(+463)	0	0	1	0	0
1	1	(-1018)	(-1018)							
1	1	(-1018)	(+1018)							
1	0	(+666)	(-1018)							
1	1	(-1018)	(-666)							

Fig. 3. Truth table of the arithmetic circuit Selectable Add Subt Comp 11bit.

- 2. Draw an example of timing diagram (use the Fig. 4 template). Supposing *Min\_Pulse* = 74.2 μs calculate how long does it take to test all the truth table of *Selectable Add Subt Comp 11bit*.
- **3.** Design the *Selectable Add Subt Comp 11bit* circuit using components.
- **4.** Propose an internal circuit for the *Int Add Subt 11bit* using components.
- 5. Draw the truth table of an Adder\_1bit. Design an Adder\_4bit using Adder\_1bit.
- **6.** Implement the output Z using logic gates.




Fig. 4. Waveform template for representing the timing diagram in question 2.

**1.** Analyse the *Circuit\_Z* shown in Fig. 5 as Z = f(S1, S0, A, B) explaining firstly your method.

**Problem 3** 

**2.** Calculate the limiting resistor to drive an active-low LED ( $V_{AKQ} = 1.8 \text{ V}$ ,  $I_{DQ} = 3.9 \text{ mA}$ ) connected at the output Z supposing the electrical characteristics in Fig. 2. (Draw the circuit first).

**3.** Invent *Circuit\_Z* drawing a flowchart or schematic using plan B. Translate the main details to VHDL.

Fig. 5 Circuit\_Z based on logic gates.

