UPC. EETAC. Bachelor Degree. 2A. Digital Circuits and Systems (CSD). Grades will be available online by April $26^{\text {th }}$. Questions about the exam at office time.

Midterm exam.
April 19, 2022

## Problem 1.

1. Draw the symbol and an example of timing diagram for the combinational circuit Circuit_1 with the truth table represented in Fig. 1. Use a Min_Pulse time constant of $15.24 \mu \mathrm{~s}$ and calculate how long it takes to run a VHDL testbench simulation to verify all the circuit. Indicate a possible application of this digital circuit.

| $B_{1}$ | $\boldsymbol{B}_{0}$ | $\boldsymbol{A}_{1}$ | $\boldsymbol{A}_{0}$ | $\boldsymbol{R}_{3}$ | $\boldsymbol{R}_{2}$ | $\boldsymbol{R}_{1}$ | $\boldsymbol{R}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

Fig. 1
Truth table of a combinational circuit named Circuit_1.
2. Express $R_{2}=g\left(B_{1}, B_{0}, A_{1}, A_{0}\right)$ as a product of maxterms and $R_{1}=f\left(B_{1}, B_{0}, A_{1}, A_{0}\right)$ as a sum of minterms and draw the equivalent circuits.
3. Simplify $R_{0}$ using Boole's algebra and draw the logic circuit.
4. Implement the output $R_{3}$ using only 2-input NOR logic gates and draw the circuit.
5. The circuit invented in the previous sections 2,3 , and 4 will be implemented using a classic technology ALSTTL (Advanced Low Power Schottky) with the characteristics shown in Fig. 2. Deduce and explain the maximum speed of computing.
6. The circuit invented in the previous sections 2,3 , and 4 , will be implemented using a classic technology ALS with the characteristics shown in Fig. 2. Deduce and explain the power consumption when powered at 5 V . Assume that the current consumption of a single logic gate is $I_{\mathrm{CC}}=\left(I_{\mathrm{CCH}}+I_{\mathrm{CCL}}\right) / 2$.
7. Draw the schematic and calculate the limiting resistors to drive LEDs $\left(\mathrm{V}_{\mathrm{AKO}}=2.1 \mathrm{~V}, \mathrm{I}_{\mathrm{DQ}}=9 \mathrm{~mA}\right)$ active-high connected at the outputs.
8. Implement the circuit using plan C2 based on the method of decoders (MoD) and explain how many VHDL files the project contains.
9. Implement the circuit for output $R_{1}$ using plan C2 based on the method of multiplexers (MoM) and a MUX_2. Explain how many VHDL files the project contains.
10. Invent and plan the circuit for the output $R_{0}$ using plan B (behavioural).

| PARAMETER | SN74ALS04B |  | UNIT |  |
| :---: | ---: | ---: | ---: | :---: |
|  | MIN | TYP |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  | -1.2 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  | V |  |
|  | $\mathrm{~V}_{\mathrm{OL}}$ | 0.25 | 0.4 | V |
|  |  | 0.35 | 0.5 |  |
| $\mathrm{I}_{\mathrm{I}}$ |  |  | 0.1 | mA |
| $\mathrm{I}_{\mathrm{IH}}$ |  | 20 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{IL}}$ |  | -0.1 | mA |  |
| $\mathrm{I}^{\#}$ |  | -112 | mA |  |
| $\mathrm{I}_{\mathrm{CCH}}$ |  | 0.65 | 1.1 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | 2.9 | 4.2 | mA |  |


|  |  | SN74ALS04B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX |  |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  | -0.4 | mA |
| IOL | Low-level output current |  |  | 8 | mA |
| TA | Operating free-air temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |


|  | MIN | MAX |  |
| :--- | ---: | ---: | ---: |
| $t_{\mathrm{tPLH}}$ | 3 | 11 | ns |
| $t_{\mathrm{tPHL}}$ | 2 | 8 |  |

Fig. 2
Technology characteristic for the logic family ALS-

TTL

1. Draw the symbol and the hierarchical internal schematics (plan C2) of a 7-bit two's complement (2C) adder/subtractor (Int_Add_Subt_7bit) for integer numbers. Name all the VHDL source files and explain their function.
2. Determine the range of the operants $\mathbf{A}, \mathbf{B}$ and the result $\mathbf{R}$. Explain how the overflow (OV) flag works and how its logic circuit and truth table can be infered.
3. Perform the following operations in binary using the two's complement (2C) 7-bit adder/subtractor from previous section 1). Check the result and deduce the $\mathbf{Z}$ (zero) and $\mathbf{O V}$ flags.
a) $(+41)_{10}+(1001010)_{2 \mathrm{C}}$
b) $(0110110)_{2 \mathrm{C}}$ - (-55) 10
c) $(+18)_{10}+(1101110)_{2 C}$
d) $(-29)_{10}$ - (0110110) ${ }_{2 \mathrm{C}}$
4. Represent the previous operations in a timing diagram and translate it (only the stimulus section) to a VHDL test bench process using a constant Min_Pulse $=10.5 \mu \mathrm{~s}$. Furthermore, calculate how long it takes to run a testbench for simulating not only the four previous operations, but all the circuit's truth table.
5. Determine the maximum speed of operation of the 7-bit 2 C adder/subtractor designed in section 1) if synthesised in an Altera MAX7128S CPLD device. The propagation delay of a logic gate in this technology is 2 ns . Justify your calculations.
6. Deduce the logic function and the corresponding circuit to add the new feature of equality (EQ) detection. This is a flag or indicator that goes high when the operands $\mathbf{A}=\mathbf{B}$.
7. Using the Int_Add_Subt_7bit and other circuits, invent a 7-bit arithmetic and logic unit (ALU) capable of performing the following operations:

