







Title		
Nios Development Board- top		
Size	Document Number	Rev
B	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 1 of 11


Apex\_boot\_sel determines whether to force a boot from the default boot sector, or the user-programmed boot sector.




Title		
APEX and 1.8V regulator		
Size	Doc Number	Rev
B	Nios Development Board	pilot
Date:	Friday, March 09, 2001	Sheet 2 of 11



D15/A-1 pin is described as D15.  
Note that it is a virtual "A0" when the CPLD loads the Apex (BYTE mode), but becomes "D15" when the CPU is running in the Apex (WORD mode).





Title		
flash and Configuration Controller		
Size B	Document Number Nios Development Board	Rev pilot
Date:	Tuesday, February 06, 2001	Sheet 3 of 11








Title		
Clock Distribution PLL		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 4 of 11








bypass caps:







Title		
Power		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 6 of 11

protolO[39..0]  protolO[39..0]



Title		
3.3V Prototype Card		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 7 of 11



really any large-value pull-up will do. I'm just using largest value of R already on the board.



U8, U9, U11, U12 are voltage-limiting switches.  
nets pcard\* represent the connector side of the switch  
nets Apcard\* represent the APEX side of the switch

U8					
cardsel#	1	BE1	Vcc	24	Vcybus
pcard0	2	B0	B9	23	pcard1
Apcard0	3	A0	A9	22	Apcard1
Apcard2	4	A1	A8	21	Apcard3
pcard2	5	B1	B8	20	pcard3
pcard4	6	B2	B7	19	pcard5
Apcard4	7	A2	A7	18	Apcard5
Apcard6	8	A3	A6	17	Apcard7
pcard6	9	B3	B6	16	pcard7
pcard8	10	B4	B5	15	pcard9
Apcard8	11	A4	A5	14	Apcard9
	12	GND	BE2	13	cardsel#

U9					
cardsel#	1	BE1	Vcc	24	Vcybus
pcard10	2	B0	B9	23	pcard11
Apcard10	3	A0	A9	22	Apcard11
Apcard12	4	A1	A8	21	Apcard13
pcard12	5	B1	B8	20	pcard13
pcard14	6	B2	B7	19	pcard15
Apcard14	7	A2	A7	18	Apcard15
Apcard16	8	A3	A6	17	Apcard17
pcard16	9	B3	B6	16	pcard17
pcard18	10	B4	B5	15	pcard19
Apcard18	11	A4	A5	14	Apcard19
	12	GND	BE2	13	cardsel#



U11					
cardsel#	1	BE1	Vcc	24	Vcybus
pcard20	2	B0	B9	23	pcard21
Apcard20	3	A0	A9	22	Apcard21
Apcard22	4	A1	A8	21	Apcard23
pcard22	5	B1	B8	20	pcard23
pcard24	6	B2	B7	19	pcard25
Apcard24	7	A2	A7	18	Apcard25
Apcard26	8	A3	A6	17	Apcard27
pcard26	9	B3	B6	16	pcard27
pcard28	10	B4	B5	15	pcard29
Apcard28	11	A4	A5	14	Apcard29
	12	GND	BE2	13	cardsel#

U12					
cardsel#	1	BE1	Vcc	24	Vcybus
pcard30	2	B0	B9	23	pcard31
Apcard30	3	A0	A9	22	Apcard31
Apcard32	4	A1	A8	21	Apcard33
pcard32	5	B1	B8	20	pcard33
pcard34	6	B2	B7	19	pcard35
Apcard34	7	A2	A7	18	Apcard35
Apcard36	8	A3	A6	17	Apcard37
pcard36	9	B3	B6	16	pcard37
pcard38	10	B4	B5	15	pcard39
Apcard38	11	A4	A5	14	Apcard39
	12	GND	BE2	13	cardsel#




Title			5V Prototype Card		
Size	Document Number				Rev
A	Nios Development Board				pilot
Date:	Tuesday, February 06, 2001	Sheet	8	of	11








Title		
SODIMM SDRAM connector		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 9 of 11



Title		
Serial Port		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 10 of 11



Title		
SRAM		
Size	Document Number	Rev
A	Nios Development Board	pilot
Date:	Tuesday, February 06, 2001	Sheet 11 of 11