
CSD – Chapter 2.


Designing synchronous sequential circuits in VHDL (Concept map)



Design plans (continuation) →

Remember that each plan becomes an EDA project producing different circuit synthesis (RTL) and technology schematics

→ CPLD, FPGA chips resources used (logic elements, registers, etc.



Development using hardware EDA tools for transforming our ideas (by means of VHDL files) into real-world and usable circuits

