


Digital technology roadmap









Lab training boards and target chips

Intel/Lattice/AMD FPGA



$\mathsf{Microchip}\ PIC18F$



Chapter 1: Combinational circuits Chapter 2: Sequential systems and FSM (Finite State Machines)


Chapter 3: Microcontrollers (µC)



Digital Circuits and Systems (CSD)



CSD competencies



Learning goal:

Using <u>cross-curricular</u> competences and PBL methodology, let us systematically analyse, design, simulate, implement, report, present and reflect about digital circuits and systems using state-of-the-art programmable devices, CAD/EDA software tools and laboratory equipment



Escola d'Enginyeria de Telecomunicació i Aeroespacial de Castelldefels UNIVERSITAT POLITÈCNICA DE CATALUNYA BARCELONATECH

Chapter 1

Combinational Circuits

(50 h) - 2 ECTS

Classic IC's

sPLD GAL22V10

CSD specific content

Chapter 2

Finite State Machines (FSM)

(50 h) – 2 ECTS

Laboratory skills: logic analysers, timing diagrams, debuggers/programmers, simulators, etc. ...



Chapter 3 Microcontrollers (µC) (50h) – 2 ECTS

- Proteus-VSM (virtual lab), WolframAlpha, Minilog, VHDL for developing and testing .
- Quartus Prime (Intel), ispLEVER Classic Diamond (Lattice Semiconductor), ISE Vivado (AMD) ٠
- Intel Integrated Synthesis, Synplify Pro synthesis (Synopsys), XST (Xilinx synthesis tools) ٠
- ModelSim (Questa) Intel FPGA Edition (Siemens), Active HDL (Aldec) Lattice Edition, ISE simulator (Isim) .



- MPLABX (Microchip)
- XC8 compiler (Microchip)





 Training boards (DE10.Lite, DE2-115, Spartan 3AN Starter Kit, MachXO USB Starter Kit, NEXYS 2, etc.

 PIC 16F/18F, ATmega families of microcontrollers, Training boards PICDEM2+, etc.



Digital Circuits and Systems (CSD)



man (C & & & H & D - * K) man mon. | () in rest. . | @ meansure. | @ deservate. | # con

CSD generic skills

	English	Oral and written	Self-directed learning	Teamwork	Project management
	language	communication			
			 Mindmaps, 		 Gantt charts
 Use English everywhere in CSD 		• Pen & paper	CMapTools,		Interfacette destructions of the state of the state of the measurement of the line of the state
		• Thunderbird / Meet		UTX	Representations for some for s
	6	 Video recordings 	s Cma	pTools	Programming Createring Creat
	~	•		perative learning	Responsibilities. ▼ Pilostrom

- Be systematic and try to write high quality reports asking for feedback
- Draw sketches, diagrams, concept maps, schematics and flowcharts
- Be active and participate. Be curious and **ask questions**
- Be constant, motivated and committed for the full semester




Digital Circuits and Systems (CSD)



Planning activities and study time in and out of classroom (6 ECTS - 150 h)

Activities

Weekly study plan








Activities/projects \rightarrow Designing real-world applications



- using PLD/VHDL
- using microcontrollers/C



Comparison of alternative designs





Cooperative learning for designing projects

• Positive interdependence

Team members are obliged to rely on one another to achieve their common goal

• Individual accountability

All students in a group are held accountable for doing their share of the work and for mastery of all of the content to be learned

• Face-to-face promotive interaction

Group members providing one another with feedback, challenging one another's conclusions and reasoning, and teaching and encouraging one another



• Appropriate use of collaborative skills

Students are encouraged and helped to develop and practise skills in communication, leadership, decision-making, conflict management, and other aspects of effective teamwork

Regular self-assessment of group functioning

Team members periodically assess what they are doing well as a team and what they need to work on for functioning more effectively in the future



Web pages as an ebook and agenda




Digital Circuits and Systems (CSD - *digsys***)**


<u>Learning outcomes</u>, organisation and <u>projects</u>

Chapter 1	Chapter 2	Chapter 3				
Combinational circuits	Sequential systems	Microcontrollers				
		P12: Peripherals: timers, A/D, etc.				
		P11: Peripherals: LCD display.				
		P10: Implementing FSM in C language. Interrupts.				
digsys.upc.	odu	P9: Microcontroller architecture. Digital I/O.				
uigsys.upc.	.euu <u>P8</u> : Dec	P8: Dedicated processors: datapath, control unit and CLK generators.				
	<mark>P7</mark> : Standard s	equential systems: counters, data and shift registers.				
	P6: Finite state maching	nes (FSM): synchronous canonical sequential systems.				
	P5: 1-bit memory cells. Analy	sis of circuits based on latches and flip-flops.				
P4: Standard arithmetic circuits (2C, integers) and ALU. Propagation time and computing speed.						
P3: Standard arithmetic circuits (radix-2): adders, comparators, etc. Structural/hierarchical VHDL (plan C2).						
P2: Standard logic circuits: mux, demux, dec, enc, etc. Flat VHDL: logic equations (plan A), behavioural (plan B).						
P1: Logic gates and Boolean algebra. Analysis and design: schematics, truth table, minterms, maxterms, SoP, PoS.						
	Cross-curricular sk	ills <u>Atenea</u>				





P_Ch1 post laboratory assigments after having practised in lectures and lab sessions:







Example projects and support

- Exams and discussion from previous semesters
- Collection of sample and tutorial problems and projects
- Example questionnaires
- Threads of comments and queries related to tutorial and post-lab projects
- Combined with (asynchronous) email support (rules) and (synchronous) meet

BIBLIOGRAPHY \rightarrow digsys.upc.edu/csd/books/books.html





Assessment scheme

- Exams = 50%
- Questionnaires and class activities 20%
- Projects (P_Ch) = 30%

Provisional grading available at Atenea.

Project organisation (at least four sheets of paper):

1)Specifications
2)Planning
3)Development
4)Test and verification
5)Report (handwritten)
6)Prototyping and laboratory measurements







NOTE: To get marks \rightarrow project solutions have to be submitted in the established format and <u>before the due date</u>.

Exams will be sit at school premises. Only pen, paper and scientific calculator.

Class attendance is requested (even if it is not an obligation). You must engage participating actively in class and promoting cooperation in your lab group.

Laboratory attendance is compulsory.

Academic dishonesty. Cheating penalties:

- First instance \rightarrow 0 on corresponding assignment
- Second \rightarrow 0 for entire course

Grades will NOT change because you really worked hard on class, or you need to graduate, or because otherwise you will lose your grant.

Do you want a good grade? Earn it with your full commitment and designing high quality projects.