



1.- Specifications


Find the truth table of the circuit K using the method based on WolframAlpha (method IV)



Circuit internal architecture




2.- Planning







3.- Development

obtain the circuit's equation

Expected solution



D ₁	D ₀	A	B	k
0	0	0	0	.
0	0	0	1	.
		⋮		
1	1	1	1	.



Finally: $k = R + V = R + (T + F) =$

$$\left[(D_1 + D_0 + B)' \cdot \left[(D_1' + D_0' + A)' + B \right] \right]' + \left[B \cdot (A \oplus D_0)' \right] + A \cdot [D_0' B' + D_1' D_0]$$

→ Circuit_k equation

↙ final
 This is the circuit equation in WolframAlpha, (after several steps!)

← also logic circuit

truth table $\text{not}[\text{not}(\text{not}(\text{not}(\text{D1}) \text{ or } \text{not}(\text{D0}) \text{ or } \text{A})) \text{ or } \text{B}] \text{ and } \text{not}(\text{not}(\text{D1} \text{ or } \text{D0} \text{ or } \text{B}))]$
 or $[\text{not}(\text{A} \text{ xor } \text{D0}) \text{ and } \text{B}] \text{ or } [(\text{not}(\text{D0}) \text{ and } \text{not}(\text{B}) \text{ or } \text{not}(\text{D1}) \text{ and } \text{D0}) \text{ and } \text{A}]$

D1	D0	A	B	$\neg((\neg D1 \vee \neg D0 \vee A \vee B) \wedge (D1 \vee D0 \vee B)) \vee (\neg(A \vee D0) \wedge B) \vee ((\neg D0 \wedge \neg B) \vee (\neg D1 \wedge D0)) \wedge A$
T	T	T	T	T → $m_{1111} = m_{15}$
T	T	T	F	F
T	T	F	T	F
T	T	F	F	T → $m_{1100} = m_{12}$
T	F	T	T	F
T	F	T	F	T → $m_{1010} = m_{10}$
T	F	F	T	T → $m_{1001} = m_9$
T	F	F	F	F
F	T	T	T	T → $m_{0111} = m_7$
F	T	T	F	T → $m_{0110} = m_6$
F	T	F	T	F
F	T	F	F	F
F	F	T	T	F
F	F	T	F	T → $m_{0010} = m_2$
F	F	F	T	T → $m_{0001} = m_1$
F	F	F	F	T → $m_{0000} = m_0$

table interpretation

$$\hookrightarrow K = f(D_1, D_0, A, B) = \sum m(0, 1, 2, 6, 7, 9, 10, 12, 15)$$

This is the truth table in sum of minterms

4. Test

We have solved the circuit using method I and also method IV and we obtain the same truth table with method III