m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/DEE/Dimmer/FPGA_PWM
Ehard_block
Z1 w1768171755
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx11 fiftyfivenm 21 fiftyfivenm_atom_pack 0 22 OTUTkBjTeYVegmIWhVi3N0
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z7 DPx11 fiftyfivenm 22 fiftyfivenm_components 0 22 C5K^h=:j[4HI?HO^UkN3:2
!i122 1
R0
Z8 8C:/DEE/Dimmer/FPGA_PWM/simulation/modelsim/PWM.vho
Z9 FC:/DEE/Dimmer/FPGA_PWM/simulation/modelsim/PWM.vho
l0
L35 1
VoIY9CfLHaCo>=<9ZVlU==2
!s100 3A]XnMhF<;9mKUe5mn3aM1
Z10 OV;C;2020.1;71
32
Z11 !s110 1768232585
!i10b 1
Z12 !s108 1768232585.000000
Z13 !s90 -reportprogress|300|-work|work_gate_level|-2002|-explicit|-stats=none|C:/DEE/Dimmer/FPGA_PWM/simulation/modelsim/PWM.vho|
!s107 C:/DEE/Dimmer/FPGA_PWM/simulation/modelsim/PWM.vho|
!i113 1
Z14 o-work work_gate_level -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
DEx4 work 10 hard_block 0 22 oIY9CfLHaCo>=<9ZVlU==2
!i122 1
l76
L54 28
V]NZ1Jn`3251e;XDGe7J1V0
!s100 >:Wi^nX[YiN=@>>JC6K_83
R10
32
R11
!i10b 1
R12
R13
Z16 !s107 C:/DEE/Dimmer/FPGA_PWM/simulation/modelsim/PWM.vho|
!i113 1
R14
R15
Epwm
R1
R3
R7
R2
Z17 DPx6 altera 11 dffeas_pack 0 22 dc5N=DKXMMTVYdUQ@D3FA2
R4
R5
R6
Z18 DPx6 altera 28 altera_primitives_components 0 22 ca:ehlQAg4;_gVV:^8MAg3
!i122 1
R0
R8
R9
l0
L91 1
V60S4_J>]I663GbgnbmcjQ3
!s100 LW@2T@W5@?z:4fNJ9LgKE2
R10
32
R11
!i10b 1
R12
R13
R16
!i113 1
R14
R15
Astructure
R3
R7
R2
R17
R4
R5
R6
R18
DEx4 work 3 pwm 0 22 60S4_J>]I663GbgnbmcjQ3
!i122 1
l245
L131 1729
V:FbQhQY0hM16c`me5FjH]2
!s100 b9cPJ[DUBEVkiXz>NmUmJ1
R10
32
R11
!i10b 1
R12
R13
R16
!i113 1
R14
R15
Epwm_vhd_tst
Z19 w1768219943
R5
R6
!i122 0
R0
Z20 8C:/DEE/Dimmer/FPGA_PWM/PWM_tb.vhd
Z21 FC:/DEE/Dimmer/FPGA_PWM/PWM_tb.vhd
l0
L31 1
VbTPX@27eM_8EZ68LnOK>`0
!s100 4:PZjeGU4nok^:knX3_3A0
R10
32
R11
!i10b 1
R12
Z22 !s90 -reportprogress|300|-work|work_gate_level|-2002|-explicit|-stats=none|C:/DEE/Dimmer/FPGA_PWM/PWM_tb.vhd|
Z23 !s107 C:/DEE/Dimmer/FPGA_PWM/PWM_tb.vhd|
!i113 1
R14
R15
Apwm_arch
R5
R6
DEx4 work 11 pwm_vhd_tst 0 22 bTPX@27eM_8EZ68LnOK>`0
!i122 0
l61
L33 212
V0XK`KACcLHmN<E:XOYU9N3
!s100 6LbER9G`Ea<l6?U9DGf7O1
R10
32
R11
!i10b 1
R12
R22
R23
!i113 1
R14
R15
