



2223Q1 Exam 2 solution ideas


1 Example timing diagram.





$CLK \uparrow \rightarrow K_0, K_1 \rightarrow K_1' = CLK2$
 if $CLK2 \uparrow \rightarrow$ Toggles $A \rightarrow B$
 $t_p = t_{CO} + t_{CO} + t_p =$
 $CLK \uparrow 1, 2 \quad 3$

$t_{p_{CLK \rightarrow B}} \approx 3 \cdot t_{CO_{DFF}} + 2t_{p_{gate}} = 105ns$
 $2 \cdot 1ns \quad 2 \cdot 1ns$

$f_{max} < 9.5 MHz$



Capturing the circuit in Proteus we can develop this circuit and verify the waveforms




2. Chip3 has a different CLK, and this connection complicates the analysis and design. Besides, practically all common applications, like this one, a burst generator of 3-bit digital pattern consisting of codes "4 – 7 – 0 – 2" can be designed using the standard synchronous FSM. Instead of CD, a trigger button can generate such sequence.

D_FF.vhd, T_FF.vhd, Top_circuit.vhd are required to develop and test this device using FPGA EDA tools. Other examples in P5.



When CLK rising edge, K0 and K1 changes, and so, $K1' = CLK2$, and from this new rising edge, Chip3 switches A, and finally B.

Problem 2

3. CLK_Generator



4. Counter_mod6




CE	current.state	next.state
0	current.state	current.state
1	S ₁	S ₂
1	S ₂	S ₃

	S ₅	S ₀

current.state	Q
S ₁	000
S ₂	001
...	...
S ₅	101

TCG = 'i' when S₆ and CE=L



→ dice decoder chip 4


"000"

...

101

5. Counter_mod6




⑤ For example
a truncation
from 9 to
14
↓
Counter mod6



7. VHDL files, D_FF ?

⑦ * CLK_Generator (Chip2)
- Freq_div N1 } → +15
- Freq_div N2 } → 2
- D_FF (x2) } → 23 D_FF
* Chip1 (version A)
Executing in binary → 3 D_FF
* Chip3
- FSM → D_FF (2 states)
- Freq_div 50 → 6 D_FF
→ 33 D_FF
→ 10 VHDL files (Chip2 version A)
(+ Chip4)

6. Timer




How to replace the Freq_divN or the Counter_modN, by a shift register?


Problem 3

There are several ways to plan and conceive this application. This is only an example considering the state diagram in Fig. 5.

8. Hardware-software diagram





9. output_logic(), write_outputs()



The idea is counting in modulo 6 when rolling


var.clk_flag	var.current_state	var-D
x	Idle	Do nothing
0	Rolling	var-D ++ (modulo 6)
1	"	Do nothing



```
var_buf = PORTC & 10000000;
```


var-D	var_buf2
1	00110000
2	01101101
⋮	⋮
6	01011111

```
PORTC = var_buf | var_buf2;
```





This function may be executed only when there is a new var-D value
 if (var-D ≠ var-D_old) ⇒ execute
 else skip (do nothing)


10. Interrupts, ISR()



11. State_logic()



var_roll_flag	var_current_state	var_current_state+
0	Idle	Idle
1	Idle	Rolling
0	Rolling	Rolling
1	Rolling	Idle




(var_clk_flag is used by output_logic() to run the counter module (as a datapath))

12. LCD --- Materials for learning LCD is in [P11](#)

The LCD is connected in PORTD, and we can use the library of LCD functions and headers to compile applications and generate *.HEX and *.COF files.

13. TMR2 for generatin a timing period $T_P = T_{CLK} = 1/777 \text{ Hz} = 1287 \mu\text{s}$

Generate a $T_P = T_{CLK}$ to replace external INTO using TMR2




$$T_P = \frac{1}{777 \text{ Hz}} = 1287 \mu\text{s} = \left(\frac{4}{10 \text{ MHz}}\right) \cdot N_1 \cdot N_2 \cdot N_3 = 1286.9 \mu\text{s}$$

$0.4 \mu\text{s} \cdot 16 \cdot 201 \cdot 1$

also $\rightarrow 0.9 \mu\text{s} \cdot 1 \cdot 99 \cdot 13 = 1287 \mu\text{s}$

14. TMR0 for generating a tone of 2 kHz, toggle output every $T_P = 1 \text{ ms}$

Generate a 2 kHz square wave using TMR0



$$T_P = \left(\frac{4}{f_{osc}}\right) \cdot N_1 \cdot N_2 = 250 \mu\text{s} = \frac{4}{(10 \text{ MHz})} \cdot N_1 \cdot N_2$$

$249.6 \mu\text{s} = 0.4 \mu\text{s} \cdot 16 \cdot 39$