



1.




$$f_{\text{CLK.RX}} = \frac{f_{\text{osc.CLK.in}}}{2 \cdot N_1} \Rightarrow N_1 = 2500$$

2. Inventing a Counter_mod4 using the plan C2 and a standard Counter_mod16

→ Using an Up counter → Detector 3




→ Using a Down counter




(The same for the Counter_mod8)

3.




D3	D2	D1	D0	OPC
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
...
1	1	1	0	1 ← odd detected
1	1	1	1	0 ← even

The OPC table is like a XOR of many inputs




4. 8-bit data register using the plan C2 and components Counter_mod16



LD	Q ⁺	
0	Q	Do nothing because the CE = 0 (keep data)
L	Din	Parallel Load is <u>write data</u>


5. Datapath for the receiver




Clk and CD for all the chips
 Chip 1... Chip 5 → From P7
 Chip 6 is a combinational circuit from P3 (standard arithmetic blocks)

$2 + 3 + 3 + 9 + 8 \rightarrow 25$ D_FF

6. Example of state diagram for the control unit



This is an initial state diagram that can be modified on testing design stage



7.


Control.unit \rightarrow 4D_FF (Coding in binary)
 Datapath \rightarrow 25 D_FF
 CLK-Generator \rightarrow 13 D_FF

42 D_FF

- \rightarrow It is possible to use a 10-bit shift register so that the stop bit check and the data write can be solved in two states
- \rightarrow using components Counter mod 16 the Counter mod 4 can be 4 D_FF instead of 2 depending on the VHDL synthesiser options

8. Solving the project using a μC

Hardware circuit



15.36 MHz

CLK_RX μC PIC18F4520
(4.8 kHz)

RX \rightarrow If an external interrupt is used \rightarrow RB0/INT0 to generate the baud rate

If it is polled in the main loop \rightarrow any port pin \rightarrow RA0 (or the same RB1 used as simple digital input)

Convenient value to generate standard USART transmitter and receiver frequencies using timer peripherals

TRISA $\phi \phi \phi \phi \phi \phi \phi \phi$ Error


TRISC $\phi \phi \phi \phi \phi \phi \phi \phi$ DA




TRISB $0 \phi \phi \phi \phi \phi \phi 1 1$ CLK RX

TRISD $\phi \phi \phi \phi \phi \phi \phi \phi$

Not used pins \rightarrow '0' outputs

9. Software-hardware diagrams and RAM variables of interest





This external interrupt will be replaced by the TMR0IF to set the same RAM flag
 Clear the hardware flag (RS-FF)
 Set the RAM variable flag to execute the FSM functions in the main program when an INTO is detected
 $T = \frac{1}{f}$
 $f = 4.8 \text{ kHz}$


Functions can be optimised when executed only after a var.clk.flag is set

10. state logic truth table and flow chart

(RAM variables) var. CLK-flag = 1 (when J is deleted) (next value)

RX	TC9D	TC8D	TC8B	OPC	current.state	current.state +
1	x	x	x	x	Idle	Idle
0	x	x	x	x	Idle	Delay-4CLK
x	0	x	x	x	Delay-4CLK	Delay-4CLK
x	1	x	x	x	Delay-4CLK	Sample.start.bit
0	x	x	x	x	Sample.start.bit	Delay-8CLK
1	x	x	x	x	Sample.start.bit	Idle
x	x	0	x	x	Delay-8CLK	Delay-8CLK
x	x	1	x	x	Delay-8CLK	Sample.data
					etc.	


Thus, the flow chart is using switch-case and then the if-else when required



11. output logic truth table and flowchart

Depends on current.state and RX (only in some states to be able to shift data left)

RX	current.state	(RAM variables)		
		DA	ERROR	Data
X	Idle	0	0	0
X	Delay-4CLK	0	0	0
X	Sample_start.bit	0	0	0
X	Delay-8CLK	0	0	0
RX	Sample_data	0	0	Load RX, shift
RX	Odd parity-check	0	0	Load RX, shift, calculate OPC
RX	stop.bit check	0	0	Data
X	error.pulse	0	1	0 Data
X	Data.available.pulse	1	0	0 Data




⇒ USE The watch window and step by step

Load and shift left in C language

12. Using the Timer0 to generate baud rate frequencies

13. Programming delays



15.36 MHz

3.84 MHz

$$3.84 \text{ MHz} \left(\frac{1}{N_1}\right) \left(\frac{1}{N_2}\right) = 4.8 \text{ kHz}$$

$$N_1 \cdot N_2 = 800$$

For instance: $N_1 = 16; N_2 = 50$

⇒ This peripheral is acting as the datapath and the CLK generator in this application (timing delays)

$$T_{CLK} = \frac{1}{3.84 \text{ MHz}} = 260.417 \text{ ns}$$

$$TCVD = 833.3 \text{ ns} = N_1 \cdot N_2 \cdot T_{CLK}$$

$\left(\frac{1}{4.8 \text{ kHz}}\right)$

3200
 $N_1 = 64; N_2 = 50$

$$TC8D = 1.67 \text{ ms} = N_1 \cdot N_2 \cdot T_{CLK}$$

$N_1 = 64$
 $N_2 = 100$ 6400