



# Problem 1




b) The state diagram has 4 states, then we need 2 D flip-flops.  $= \frac{\log 4}{\log 2}$



c) CCA truth table.

PB	Current state	Next state
0	S1	S1
1	S1	S2
0	S2	S3
1	S2	S2
0	S3	S3
1	S3	S4
0	S4	S1
1	S4	S4


ASM flowchart:



d) CC2 truth table


Current state	Z
S1	0
S2	1
S3	1
S4	0

ASM flowchart:




# Problem 2

a)



b) Schematic of Counter\_mod14



The multiplexer is used to select the truncating values, which are  $\phi$  and 13. These values are introduced to the input port  $D_{in}(3:\phi)$  of the Counter-mod16 by means of its LD input.

The Counter-mod14 will include 4 D flip-flops, because its component Counter-mod16 has 16 states.

c) The signals  $D_0$  and  $D_{13}$  are the inputs of the combinational circuit that implements the selection input ( $S$ ) of the Quad-MUX2 and the LD input of the Counter-mod16.

$D_0$	$D_{13}$	$S$	LD	
0	0	-	0	Counts
-	1	1	1	Jumps to 0
1	-	0	1	Jumps to 13

From this truth table we obtain:

$$S = D_{13}$$

$$LD = D_0 + D_{13}$$

d) In this design there are 3 VHDL files involved: Quad-mux2.vhd, Counter-mod16.vhd and the top design Counter-mod14.vhd. Counter-mod16 is organised using Plan Y, because it is much more practical than Plan X.