


Example solutions for the problem 1




The idea is to generate a single pulse of T_{CLK} duration after clicking the start button and when the programmable delay has ended.

The minimum delay will be $3 \cdot T_{CLK}$ when $MaxCount = 0$

The maximum delay will be $(3 + 15) \cdot T_{CLK} = 18 T_{CLK}$

and so, to get longer delays it is necessary simply to get a larger $MaxCount$ vector, which, at the same time implies resizing all the datapath blocks but keep the same FSM control unit.

Inspecting the architecture and the state diagram we see that the additional 3 CLK periods are necessary to start downcounting (subtracting) from the chip1 W(3..0) data register once it has been preloaded with the $MaxCount$ number.




a) Top circuit Delay.vhd; FSM.vhd; Datapath.vhd, Data-Reg-4bit.vhd, ALU.vhd, Quad.MUX2.vhd (assuming that all the components are solved in a single file) → 6 VHDL files


b) FSM → one hot encoding → 5 D_FF ; Data-reg-4bit → 4 D_FF ⇒ 13 D_FF

c) This is the timing diagram

$T_{CLK} = 1 \mu s$




d) The FSM is organised in 3 blocks: SR, CC1, CC2



Z is the status signal that comes from the datapath to indicate that a given operations is giving a zero result.

If the FSM is coded in 'one-hot' we need $r = 5$ D-FF working in parallel in the state register.

e) CC2 flow chart



CC2: PROCESS (current.state)

BEGIN
CASE current.state IS

When Load B =>

Sel B <= '0';

LD B <= '1';

Load B & W <= "10";

LDW <= '0';


Pulse <= '0';

!

f) Flow chart for the CCL truth table → generate the next state to go

start	z	current-state	next-state
0	x	Idle	Idle → loop
1	x	Idle	LoadB → transition with a condition
x	x	LoadB	LoadB&W →
x	x	LoadB&W	Dec →
x	0	Dec	Dec → loop
x	1	Dec	Set.output →
x	x	Set.output	Idle →

This table implements all the arrows in the state diagrams



CCL : PROCESS (current-state, start, z)

BEGIN

CASE current-state IS

When Idle =>

IF (start = '1') then

next-state ← LoadB;

ELSE next-state ← Idle;


ENDIF;

⋮

END CASE

END PROCESS CCL;

g) Some testbench stimulus



clk-period = 1 μs;

```

CLK-process : process
  CLK <= '0';
  wait for clk-period/2;
  CLK <= '1';
  wait for clk-period/2;
end process;


```

```

CD <= '1';
Start <= '0';
MaxCount <= "0011";
wait for 1.3 * CLK-period;
MaxCount <= "0111";
wait for 0.5 * CLK-period;
CD <= '0';
wait for 0.75 * CLK-period;
Start <= '1';
wait for 2.55 * CLK-period;
wait;

```


h) This section is about the design of the Data-reg-4bit as a FSM



16 states
4 DFF

⇒ See example solutions in [P7 digsys.upc.edu](http://p7.digsys.upc.edu)

i) The resolution of the system is related to the architecture and the technology



In this application the CLK frequency can be 103 MHz as maximum, and the minimum delay that can be programmed is $(3 + 0) \cdot T_{CLK} = \underline{29.1 \text{ ns}}$

↑
Max_Count = 0

So, the time resolution imagining that another complete CLK period is required to detect the start button is

$$4 * T_{CLK} = \underline{38.8 \text{ ns}}$$

