


# Ideas on the exam solution



## Problem 1.

a)




Q4	Q3	Q2	Q1	Q0	
0	0	0	0	1	S <sub>0</sub>
0	0	0	1	0	S <sub>1</sub>
0	0	1	0	0	S <sub>2</sub>
0	1	0	0	0	S <sub>3</sub>
1	0	0	0	0	S <sub>4</sub>
0	0	0	0	1	

CE	UD_L	Q(4..0)
0	X	Q
1	1	(Q+1) <small>one-hot 5bit</small>
1	0	(Q-1) <small>one-hot 5bit</small>



All the transitions are sensitive to the CLK

6





$r = 5$  bit if coding in one-hot (5 D-FF)  
 $r = 3$  bit if coding in binary or Gray (3 D-FF)


d

X		S	current-state	next state
CE	UD.L			
0	X	$S_0$	$S_0$	$S_0$
1	1	$S_0$	$S_0$	$S_1$
1	0	$S_0$	$S_0$	$S_4$
0	X	$S_1$	$S_1$	$S_1$
1	1	$S_1$	$S_1$	$S_2$
1	0	$S_1$	$S_1$	$S_0$



current state	Q(4..0)
$S_0$	0000L
$S_1$	00010
$S_2$	00100
$S_3$	00000
$S_4$	10000



e




(F) For instance  $CG=1$ ;  $UD-L=1$





$$f_{max} \leq \frac{1}{4.7ns + 3 \cdot 3.5ns}$$

$$f_{max} \leq \frac{1}{15.2ns} = \underline{\underline{65.78 MHz}}$$







When  $CD=1 \Rightarrow Q = \underline{\underline{0000L}}$


Prob 2





# Prob 3



①



② The basic idea is a FSM that is able to run the system generating the waveforms when the user has clicked the ST button




DC pins will be read

CLK, ST will generate interrupts

Value-Wave will be written to the pin Wave-out  
Value-LED will be written to the pin LED-ON


Reset (CD)

The general code organisation



CLK-Flag for the counter

ST-Flag for controlling the sequence of states




④ Initialise an input means writing a '0' at the corresponding DDRx register


Initialise a pin to be an output means writing a '1' at the corresponding DDRx

DDRA = 0b 00000000 all input DC  
 DDRB = 0b 11111111 all output PORTB  
 DDRC = 0b 11111111 all output PC7 = output Wave-out  
 DDRD = 0b 1111 0011  
↑ ↑ input CLK  
↑ ↑ input ST

⑤ read\_input



write\_output





(6)

current-state	SI-CLK	Value-Q	current-state <sup>+</sup>
Idle	0	x	Idle
Idle	1	x	Load-Ton
Load-Ton	x	x	DownCount-Ton
Down-Count-Ton	x	0	Load-TOFF
Down-Count-Ton	x	> 0	Down-Count-Ton
Load-TOFF	x	x	DownCount-TOFF
DownCount-TOFF	1	x	Idle
DownCount-TOFF	0	0	Load-Ton
DownCount-TOFF	0	> 0	DownCount-TOFF

current-state	Value-Q(D)	Value-Wave	Value-Q
Idle	0	0	x
Load-Ton	1	1	Value-DC
Down-Count-Ton	1	1	(It is decremented every interrupt CLK Flay)
Load-TOFF	1	0	100-ValueDC
DownCount-TOFF	1	0	(It is decremented every interrupt CLK Flay)