

**Exam 1.**

**April 21<sup>st</sup>, 2021**

**Problem 1.**

(4p)

**Analysis**

Analyse the digital circuit in Fig. 1. This means finding the circuit's truth table  $G = f(A, B, C)$ .




Fig. 1. Circuit to analyse. Electrical characteristics of the logic family.

- Draw your analysis plan using a concept map.
- Find the circuit's algebraic equation.
- Apply Boolean algebra to simplify and obtain SoP (or PoS).
- From SoP (or PoS), add missing variables to deduce the circuit's truth table.
- Calculate the timing diagram when the input signals are represented as waveforms in Fig. 2.
- Represent logic values, voltages and noise margins for this logic family.
- If a single gate dissipates 35 μW, calculate circuit power consumption when G is driving an active-high LED with I<sub>DQ</sub> = 5.5 mA and V<sub>AKQ</sub> = 1.85 V. Calculate the LED's limiting resistor.
- How fast is the circuit performing the truth table?

**Design**

- Design the circuit using maxterms.
- Design the circuit using only NOR of 2 inputs.
- Design the circuit using the method of multiplexers and a MUX<sub>2</sub>.
- Design the circuit using the method of decoders.




Fig. 2.

**Problem 2.**

(2p)

Fig. 3 is the standard CD74AC151 chip, a commercial 8-channel digital multiplexer (*MUX\_8*).

- Rename inputs and outputs using our CSD style and draw its symbol and truth table.
- Design it using our elemental block *MUX\_2* following plan C2 based on a hierarchy of components.
- How many VHDL files will require your circuit?





Fig. 3. CD74AC151 standard chip.

**Problem 3.**

(4p)

We have in mind inventing the circuit in Fig. 4 for performing simple 4-bit arithmetic and logic operations.



Flags: **S**: sign bit; **OV**: overflow situation; **Z**: zero result.

Fig. 4. Symbol and operations performed by the arithmetic and logic unit (*ALU\_4bit*).

- How long is the circuit's truth table? How many maxterms does Z flag contain?
- Deduce some examples of the circuit's truth table solving the four operations for the following data (12 stimulus). Express inputs and outputs in the right radix and indicate *don't care* ('x') results when necessary.

**A** = "0101"      **B** = "1010"  
**A** = "1111"      **B** = "1001"  
**A** = "1000"      **B** = "1000"

OP	A	B	R	S	OV	Z

- Propose an internal architecture for this *ALU\_4bit* circuit based on plan C2. Use as component a 4-channel quadruple multiplexer (*Quad\_MUX\_4*) and other blocks and logic gates if necessary. Determine how many VHDL file contain your architecture.
- Design flag indicators **S**, **OV** and **Z** using logic gates.
- Invent the XOR block using only NAND.