


Problem 1

$$a) F = g(C, B, A) = \underline{\underline{[B(A'+C) \cdot (A+B'C')]']'}}$$

$$\begin{aligned} b) F &= (B(A'+C))' + (A+B'C') = \\ &= B' + (A'+C)' + A + B'C' = \\ &= B' + AC' + A + B'C' = A(1+C') + B'(1+C') = \\ &= \underline{\underline{A+B'}} \end{aligned}$$

$$c) F = A+B' = (A+B')''$$




d)

C	B	A	F = A+B'
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$F = \prod_3 (2, 6) = \underline{\underline{(C+B'+A)(C'+B'+A)}}$$

Problem 2 (Similar problem from 1819Q2)




A	B	N	GT	EQ	LT
10	6	0	L	0	0
6	14	0	0	0	L
222	222	0	0	L	0
10	231	0	0	0	L
231	14	0	L	0	0
150	150	0	0	L	0
etc.					

Radix-2 unsigned decimal

$10 \rightarrow (00001010)_2$
 $14 \rightarrow (00001110)_2$
 $6 \rightarrow (00000110)_2$
 $222 \rightarrow (11011110)_2$
 $231 \rightarrow (11100111)_2$
 $150 \rightarrow (10010110)_2$


Integer \rightarrow signed decimal

$+10 \leftarrow \boxed{0}0001010$
 $+14 \leftarrow \boxed{0}0001110$
 $+6 \leftarrow \boxed{0}0000110$
 $-34 \leftarrow \boxed{1}1011110$
 $-25 \leftarrow \boxed{1}1100111$
 $-106 \leftarrow \boxed{1}0010110$






\rightarrow The idea is that with a $n=8$ it is only possible to represent signed integers in 2C from $-128 \leq A, B, \leq +127$ and radix-2 numbers from $0 \leq A, B \leq 255$


c)



This circuit may be designed using the plan C2 because it is too large and basing it on smaller chips is simpler than other ways (at this introductory level)



d)




A	B	Gi	Ei	Li	GT	EQ	LT
1	0	-	-	-	1	0	0
0	1	-	-	-	0	0	1
1	1	1	0	0	1	0	0
1	1	0	1	0	0	1	0
1	1	0	0	1	0	0	1
0	0	1	0	0	1	0	0
0	0	0	1	0	0	1	0
0	0	0	0	1	0	0	1

Incomplete functions

other combinations (xxx)

$2^5 \rightarrow 32$ different combinations

(Some of them don't care, like 00110, 00101, 00011, ...)



Thus, if Plan A has to be used, and canonical equations based on maxterms, we have to find how many maxterms GT, EQ and LT have.

Inputs	Output	Maxterms
0 1 x x x	0	$M_8, M_9, M_{10}, M_{11}, M_{12}, M_{13}, M_{14}, M_{15}$
1 1 0 1 0	0	M_{26}
1 1 0 0 1	0	M_{25}
0 0 0 1 0	0	M_2
0 0 0 0 1	0	M_1



$\Rightarrow 12$ maxterms

(assuming that other terms don't care are considered 'i', like 00110, 00101, 00111, ...)

EQ $\rightarrow 20$ maxterms

LT $\rightarrow 12$ maxterms

Problem 3



$$k = A \cdot B'$$

$$Y = (k + C)' = (AB' + C)'$$

$$(AB')' \cdot C' = (A' + B) \cdot C' = A'C' + BC'$$

$$Y = A'BC' + A'B'C' + ABC' + A'BC'$$

$$Y = m_{010} + m_{000} + m_{110} + m_{010}$$

$$Y = f(A, B, C) = \sum_3 m(0, 2, 6)$$

from which the timing diagram can be represented immediately

$$\text{For example } y(111) = (1 \cdot 1' + 1)' = (0 + 1)' = 0$$


$$y(110) = (1 \cdot 1' + 0)' = (0 + 0)' = 1$$

$$y(011) = (0 \cdot 1' + 1)' = 1' = 0$$


$$\text{Simulation time} \approx 8 \cdot \text{Min-Pulse} + 9 \cdot \text{Min-Pulse} \approx 30 \mu\text{s}$$

Problem 4

a) Power consumption $5V \times 1\mu A \times 64 = 320\mu W$



64 gates



b) Number of gate levels means the length of the circuit from input to output, determining the circuit's propagation delay

Approx:

$S_1 \rightarrow 6$

$S_2 \rightarrow 10$

$S_3 \rightarrow 11$

$S_9 \rightarrow 19 \rightarrow$ For example from B3 to S9

Cost $\rightarrow 11$

c) From A or B to S $\Rightarrow t_p = 2100\text{ ns}$

If we consider 14 levels of gates


$t_p = \frac{2100\text{ ns}}{14} = 150\text{ ns}$

This circuit can perform a maximum


number of operations $\leq \frac{1}{2100\text{ ns}} = 476190\text{ operations/s}$

d) Gate-level simulation allows the simulation of the flattened technology schematic synthesised into a target chip of a given vendor.

e)




Problem 5



$$y = f(x_3, x_2, x_1, x_0)$$

a) Plan B means capturing the truth table directly in VHDL


→ In this case there is no need for a signal because the input is already expressed as the vector $x(3..0)$



```
entity CC is
  port (
    X: IN std_logic_vector(3 downto 0);
    Y: OUT std_logic
  );
end CC;
```


```
architecture plan_B of CC is
begin
  process (X)
  begin
    case X is
      when "0000" => Y <= '0';
      when "0001" => Y <= '0';
      when "0010" => Y <= '1';
      ...
      when "1110" => Y <= '0';
      when others => Y <= '1';
    end case;
  end process;
end plan_B;
```

b) Method of decoders (MoD)



$$y = f(x) = \sum_{i \in M} m_i(2, 4, 5, 7, 11, 12, 15)$$


c) Method of multiplexers (MoM) using a MUX-4



* Representation of the CC truth table subdivided in 4 channels

	x_3	x_2	x_1	x_0	y	
ch0	0	0	0	0	0	$g_0 = x_3 \cdot x_0'$
	0	0	0	1	0	
	0	0	1	0	1	
	0	0	1	1	0	
ch1	0	1	0	0	1	$g_1 = x_2' + x_0$
	0	1	0	1	0	
	0	1	1	0	1	
	0	1	1	1	1	
ch2	1	0	0	0	0	$g_2 = x_1 \cdot x_0$
	1	0	0	1	0	
	1	0	1	0	0	
	1	0	1	1	1	
ch3	1	1	0	0	1	$g_3 = (x_1 \oplus x_0) = x_1' \cdot x_0' + x_1 \cdot x_0$
	1	1	0	1	0	
	1	1	1	0	0	
	1	1	1	1	1	

d) Mux-16 solved using plan C2 (hierarchical design)



e)

$$y = f(x) = \prod_{i \in M} m_i(x)$$

4

Solve the function using the MoM and a MUX-16

