


Problem 1 (option A)



a)  $Y = ab + c' + acd$

$Y = (ab + c' + acd)''$


$Y = [(ab)' \cdot c'' \cdot (acd)']'$



We transform a 3-input Nand gate into 2-input Nand gates.



Finally:



$$b) \quad y = ab + c' + acd$$

$$ab = ab(c+c') = abc + abc'$$

$$ab = abc(d+d') + abc'(d+d') =$$

$$\underline{\underline{abcd + abcd' + abc'd + abc'd'}}$$

$$c' = c'(a+a') = c'a + c'a' = ac' + a'c'$$

$$ac' = ac'(b+b') = abc' + ab'c'$$

$$ac' = abc'(d+d') + ab'c'(d+d') =$$

$$\underline{\underline{abc'd + abc'd' + ab'c'd + ab'c'd'}}$$

$$a'c' = a'c'(b+b') = a'bc' + a'b'c'$$

$$a'c' = a'bc'(d+d') + a'b'c'(d+d') =$$

$$\underline{\underline{a'bc'd + a'bc'd' + a'b'c'd + a'b'c'd'}}$$

$$c' = \cancel{abcd} + \cancel{abcd'} + ab'c'd + ab'c'd' +$$

$$+ a'bc'd + a'bc'd' + a'b'c'd + a'b'c'd'$$

$$acd = acd(b+b') = \underline{\underline{abcd + ab'cd}}$$

$$y = m_{15} + m_{14} + m_{13} + m_{12} + m_{11} + m_9 + m_8 + m_5 + m_4 + m_3 + m_0$$

$$Y = \sum_4 m(0, 2, 4, 5, 8, 9, 11, 12, 13, 14, 15)$$


$$Y = \prod_4 M(2, 3, 6, 7, 10)$$

$$Y = (a+b+c'+d)(a+b+c'+d')(a+b'+c'+d)(a+b'+c'+d')(a'+b+c'+d)$$

Truth table:

a	b	c	d	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


c) With a decoder 4-16 we implement the minterms of the logic function.



DEC-4-16

d)

	a	b	c	d	Y	
ch <sub>0</sub>	0	0	0	0	1	c'
	0	0	0	1	1	
	0	0	1	0	0	
	0	0	1	1	0	
ch <sub>1</sub>	0	1	0	0	1	c'
	0	1	0	1	1	
	0	1	1	0	0	
	0	1	1	1	0	
ch <sub>2</sub>	1	0	0	0	1	c'+d
	1	0	0	1	1	
	1	0	1	0	0	
	1	0	1	1	1	
ch <sub>3</sub>	1	1	0	0	1	1
	1	1	0	1	1	
	1	1	1	0	1	
	1	1	1	1	1	




## Problem 2

a) It is a hierarchical design because the circuit contains several components.

The project contains 3 VHDL files: The top (MUX-8), and MUX-4 and MUX-2.

b) The symbol of the top entity corresponds to a MUX-8.



c) The truth table of the top entity is:


E-L	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	ch <sub>7</sub>	ch <sub>6</sub>	ch <sub>5</sub>	ch <sub>4</sub>	ch <sub>3</sub>	ch <sub>2</sub>	ch <sub>1</sub>	ch <sub>0</sub>	Y
1	-	-	-	-	-	-	-	-	-	-	-	0
0	0	0	0	-	-	-	-	-	-	-	0	0
0	0	0	0	-	-	-	-	-	-	-	1	1
0	0	0	0	-	-	-	-	-	-	0	-	0
0	0	0	1	-	-	-	-	-	-	1	-	1
0	0	0	1	-	-	-	-	-	0	-	-	0
0	0	1	0	-	-	-	-	-	1	-	-	1
0	0	1	0	-	-	-	-	-	-	-	-	0
0	0	1	1	-	-	-	-	0	-	-	-	1
0	0	1	1	-	-	-	-	1	-	-	-	1
0	0	1	1	-	-	-	0	-	-	-	-	0
0	0	1	1	-	-	-	1	-	-	-	-	1
0	1	0	0	-	-	-	1	-	-	-	-	0
0	1	0	0	-	-	0	-	-	-	-	-	1
0	1	0	1	-	-	1	-	-	-	-	-	0
0	1	0	1	-	-	-	-	-	-	-	-	0
0	1	1	0	-	0	-	-	-	-	-	-	1
0	1	1	0	-	1	-	-	-	-	-	-	0
0	1	1	1	0	-	-	-	-	-	-	-	0
0	1	1	1	1	-	-	-	-	-	-	-	1
0	1	1	1	1	1	-	-	-	-	-	-	1

Number of Minterms =  $8 \cdot 2^7 = 1024$  Minterms.

Number of Maxterms =  $2^{11} + 8 \cdot 2^7 = 3072$  maxterms.


d)

$$\begin{aligned}
 Y = & E-L' S_2' S_1' S_0' ch_0 + E-L' S_2' S_1' S_0 ch_1 + E-L' S_2' S_1 S_0' ch_2 + \\
 & + E-L' S_2' S_1 S_0 ch_3 + E-L' S_2 S_1' S_0' ch_4 + E-L' S_2 S_1' S_0 ch_5 + \\
 & + E-L' S_2 S_1 S_0' ch_6 + E-L' S_2 S_1 S_0 ch_7.
 \end{aligned}$$





# Problem 3



A	B	N	GT	EQ	LT	
10	6	∅	L	∅	∅	10 → (00001010) <sub>2</sub>
6	14	∅	∅	∅	L	14 → (00001110) <sub>2</sub>
222	222	∅	∅	L	∅	6 → (00000110) <sub>2</sub>
10	231	∅	∅	∅	L	222 → (11011110) <sub>2</sub>
231	14	∅	L	∅	∅	231 → (11100111) <sub>2</sub>
150	150	∅	∅	L	∅	150 → (10010110) <sub>2</sub>

unsigned decimal


  


	A	B	N	GT	EQ	LT	
6)	+10	+6	1	L	∅	∅	+10 ↔ 00001010
	+6	+14	1	∅	∅	L	+14 ↔ 00001110
	-34	-34	1	∅	1	∅	+6 ↔ 00000110
	+10	-25	1	1	∅	∅	-34 ← 11011110
	-25	+14	1	∅	∅	L	-25 ← 11100111
	-106	-106	1	∅	1	∅	-106 ← 10010110

signed decimal




etc.

→ The idea is that with a N=8 it is only possible to represent signed integers in 2C from  $-128 \leq A, B, \leq +127$  and unsigned integers from  $0 \leq A, B \leq 255$







This circuit may be designed using the plan C2 because it is too large and basing it on smaller chips is simpler than other ways (at this introductory level)



d)



A	B	Gi	Ei	Li	GT	EQ	LT
1	0	-	-	-	1	0	0
0	1	-	-	-	0	0	1
1	1	1	0	0	1	0	0
1	1	0	1	0	0	1	0
1	1	0	0	1	0	0	1
0	0	1	0	0	1	0	0
0	0	0	1	0	0	1	0
0	0	0	0	1	0	0	1



$2^5 \rightarrow 32$  different combinations  
 (Some of them don't care, like  
 $00110$   
 $00101$   
 $00011$   
 $\vdots$ )

- Canonical (maxterms/miniterms)
- SoP / PoS (using 'minilog')
- any kind of equations

Thus, if **Plan A** has to be used, and canonical equations based on **maxterms**, we have to find how many maxterms GT, EQ and LT have.


0 1 x x x	0	→ $M_8, M_9, M_{10}, M_{11}, M_{12}, M_{13}, M_{14}, M_{15}$
1 1 0 1 0	0	→ $M_{26}$
1 1 0 0 1	0	→ $M_{25}$
0 0 0 1 0	0	→ $M_2$
0 0 0 0 1	0	→ $M_1$

⇒ 12 maxterms

(assuming that other terms don't care are considered 'i', like

- $00110$
- $00101$
- $00111$
- $\vdots$

# Problem 4



$A, B, R \Rightarrow$  signed integers in 2C  
 $-128 \leq A, B, R \leq +127$

$A = \boxed{0}1010101$

$B = 01110011$

$OP = 0 \rightarrow$  add

$$\begin{array}{r} 85 \\ + 115 \\ \hline 200 \end{array} \leftarrow \text{out of range}$$

$R = \boxed{1}1001000$

$\rightarrow$  overflow  $OV = 1$  out of range  
 $\rightarrow Z = 0$   
 $\rightarrow S = 1$

$A + B$

a)

b)

$$\begin{array}{r} \boxed{0}1010101 \\ \boxed{0}1110011 \\ \hline \end{array}$$

$OP = 1$  subtract

$$\begin{array}{r} 85 \\ - 115 \\ \hline -30 \end{array}$$

$$\begin{array}{r} \boxed{1}0001100 \\ + 1 \\ \hline \boxed{1}0001101 \end{array}$$

$R = A - B = A + 2C(B)$

$$\begin{array}{r} \boxed{0}1010101 \\ + \boxed{1}0001101 \\ \hline \boxed{1}1100010 \end{array} \rightarrow$$

$\equiv -30 \checkmark$

$$\begin{array}{r} 00011101 \\ + 1 \\ \hline 00011110 \end{array} \rightarrow +30$$

$\left. \begin{array}{l} OV = 0 \\ Z = 0 \\ S = 1 \end{array} \right\}$

c)



$$\begin{array}{r} \boxed{1}0101111 \\ + \boxed{0}1111100 \\ \hline \boxed{0}0101011 \end{array} \rightarrow +43$$

$OP = 0$

$$\begin{array}{r} -81 \\ + 124 \\ \hline +43 \end{array}$$

$$\begin{array}{r} \boxed{0}1010000 \\ + 1 \\ \hline \boxed{0}1010001 \end{array} \rightarrow$$

$\left. \begin{array}{l} OV = 0 \\ Z = 0 \\ S = 0 \end{array} \right\}$



internal structure of the Adder-8bit based on ripple carry

c) overflow is detected when  $C_7 \neq C_8$  which is a function XOR  $OV = C_7 \text{ XOR } C_8$

d) From the timing diagram:  $t_p = 475878,963 \text{ ns} - 475869,983 \text{ ns}$   
 $t_p = 8,98 \text{ ns}$   
 $f_{max} < \frac{1}{t_p} = 111,36 \text{ MHz}$  millions of operations per second

Number of gate levels approximately which affect the propagation delay  
 Adder-1bit  $\rightarrow 3$   
 Adder-8bit  $\rightarrow 3 \times 8 \rightarrow 24$   
 Adder-subtractor-8bit  
 from OP to OV  $\rightarrow 1 + 24 + 1 \rightarrow 26$   
 assuming a worst-case scenario

$$t_{d, \text{gate}} \approx \frac{8.98 \text{ ns}}{26} \approx 0.34 \text{ ns}$$