



Problem 1

1. The truth table, the symbol and an example of timing diagram

	B_1, B_0	A_1, A_0	R_3	R_2	R_1	R_0
0	0 0	0 0	0 0	0 0	0 0	
1	0 0	0 1	0 0	0 0	0 0	
2	0 0	1 0	0 0	0 0	0 0	
3	0 0	1 1	0 0	0 0	0 0	
4	0 1	0 0	0 0	0 0	0 0	
5	0 1	0 1	0 0	0 0	0 1	
6	0 1	1 0	0 0	0 1	0 0	
7	0 1	1 1	0 0	0 1	1 1	
8	1 0	0 0	0 0	0 0	0 0	
9	1 0	0 1	0 0	0 1	0 0	
10	1 0	1 0	0 1	0 0	0 0	
11	1 0	1 1	0 1	1 1	0 0	
12	1 1	0 0	0 0	0 0	0 0	
13	1 1	0 1	0 0	0 1	1 1	
14	1 1	1 0	0 1	1 1	0 0	
15	1 1	1 1	1 0	0 0	0 1	

The circuit looks like a simple 2-bit multiplier with no extra signals for expansion.



When using the VHDL simulation tool, if we assume all the vectors with a Min-Pulse duration: $16 \times \text{Min-Pulse} = \underline{24 \mu\text{s}}$ to test the complete table and be able to verify it.

2. Canonical forms to represent logic functions

$$R_2 = g(B, A) = \sum_4 m(10, 11, 14)$$


$$R_1 = f(B, A) = \prod_4 M(0, 1, 2, 3, 4, 5, 8, 10, 12, 15)$$

For instance $\rightarrow m_{10} = B_1 \cdot B_0' \cdot A_1 \cdot A_0'$
 \searrow
 1010

$$M_4 = (B_1 + B_0' + A_1 + A_0)$$

\searrow
 0100

3. Method of decoders



Internally, it can be built using other components of the same kind, like Dec-3-8, or it can be a flat circuit.

Let's suppose it is a flat circuit

The decoder is a circuit which generates all the minterms for the inputs $D(3..0)$, so that we simply have to OR some of them for implementing functions

$$R_3 = m_{15}$$

$$R_2 = \sum m(10, 11, 14)$$

$$R_1 = \sum m(6, 7, 9, 11, 13, 14)$$

$$R_0 = \sum m(5, 7, 13, 15)$$

Thus, if the component Dec-4-16 is a flat circuit, the design will consist of 2 VHDL source files.

4. Method of multiplexers using a MUX₄

Here, the good idea is to copy again the truth table so that we can inspect it and section it in order to see which functions has to be connected to the channels

	B_1, B_0	A_1, A_0	R_3	R_2	R_1	R_0
ch ₀	0	0 0	0	0	0	0
	1	0 0	0	0	0	1
	2	0 1	0	0	0	0
	3	0 1	0	0	0	1
ch ₁	4	1 0	0	0	1	0
	5	1 0	0	0	1	1
	6	1 1	0	0	1	0
	7	1 1	0	0	1	1
ch ₂	8	1 0	1	0	0	0
	9	1 0	1	0	0	1
	10	1 1	1	0	0	0
	11	1 1	1	0	0	1
ch ₃	12	1 1	1	1	0	0
	13	1 1	1	1	0	1
	14	1 1	1	1	1	0
	15	1 1	1	1	1	1

Channel select

The partial functions are:

$$f_0 = f(A_1, A_0) = '0' \text{ all ways to } 0$$


$$f_1 = f(A_1, A_0) = A_1 \text{ a buffer of the input port}$$

$$f_2 = f(A_1, A_0) = A_0$$

$$f_3 = f(A_1, A_0) = A_1 \oplus A_0$$


$$\begin{aligned} & (\text{or } A_1' A_0 + A_1 A_0') \\ & (\text{or } (A_1 + A_0)(A_1' + A_0')) \end{aligned}$$

In the same way, we can implement the other outputs. a MUX is required to solve an output, so, to implement the complete Mult-2bit 4 MUX₄ and some logic gates are required.



5. Flat circuit using logic gates and minimised equations

=====			
BBAA	RRRR		
1010	3210		
=====			
1111		1...	
1-10		.1..	
101-		.1..	
-110		..1.	
1-01		..1.	
10-1		..1.	
011-		..1.	
-1-1		...1	



If the minimised output table format comes from a SoP

$$R_3 = B_1 \cdot B_0 \cdot A_1 \cdot A_0$$

$$R_2 = B_1 \cdot A_1 \cdot A_0' + B_1 \cdot B_0' \cdot A_1$$

$$R_1 = B_0 \cdot A_1 \cdot A_0' + B_1 \cdot A_1' \cdot A_0 + B_1 \cdot B_0' \cdot A_0 + B_1' \cdot B_0 \cdot A_1$$

$$R_0 = B_0 \cdot A_0$$

in VHDL


$$R_0 \leftarrow B_0 \text{ and } A_0 ;$$

$$R_3 \leftarrow B_0 \text{ and } A_1 \text{ and not}(A_0) \text{ or}$$

$$B_1 \text{ and not}(A_1) \text{ and } A_0 \text{ or}$$

$$B_1 \text{ and not}(B_0) \text{ and } A_0 \text{ or}$$

$$\text{not}(B_1) \text{ and } B_0 \text{ and } A_1 ;$$



6. Using only-NOR to solve digital circuits

From the Minterm output table:


$$R_3 = B_1 \cdot B_0 \cdot A_1 \cdot A_0 = (B_1 \cdot B_0 \cdot A_1 \cdot A_0)''$$

$$R_3 = (B_1' + B_0' + A_1' + A_0')'$$

↑

NOR of 4 inputs that can be implemented using NOR of 2 inputs in this way:


$$\left(\underbrace{(B_1' + B_0')''}_{y} + \underbrace{(A_1' + A_0')''}_{x} \right)' = R_3$$



↑
The NOT can be implemented also using NOR - 2



7. Calculating the maximum speed of computing and the circuit's power consumption



Worst case


$$\bar{I}_{CC} = \frac{I_{CCH} + I_{CCL}}{2} = \frac{1.1 \text{ mA} + 4.2 \text{ mA}}{2}$$

$$\bar{I}_{CC} = 2.65 \text{ mA}$$

Power consumption = 18 gates \times $\left(5 \text{ V} \cdot 2.65 \text{ mA} \right)_{\text{gate}} =$

$$P_C = 18 \times 13.25 \text{ mW} = \underline{238.5 \text{ mW}}$$

Maximum speed of processing is $\frac{1}{t_{p \max}} = \frac{1}{(3 \text{ levels of gates})(11 \text{ ns} + 8 \text{ ns})} = \frac{1}{57 \text{ ns}} = \underline{17.54 \text{ MHz}}$




This is the worst case output waveform. For example R_2 , when switching '1' and '0' at maximum speed.

Problem 2

- The design of a 7-bit adder/subtractor was studied in P4
- Using 2C and 7 bit the range is $-2^6 \leq Q \leq +2^6 - 1$
 $-64 \leq Q \leq +63$

The overflow flag can be deduced as the XOR logic functions between the last two carries ($C_6 \oplus C_7 = OV$) of the 7-bit internal arithmetic adder.



3. Let's try several operations:

a) $A = (+39)_{10}$ $B = (1001010)_{2C} \Rightarrow$ $\begin{array}{r} 0110101 \\ + 1 \\ \hline 1101110 \end{array} \rightarrow +54$
 $OP = 0$ -54
 \rightarrow The result is -15 and there is no overflow $OV = 0$ $Z = 0$

$\begin{array}{r} 0100111 \\ + 1001010 \\ \hline 1110001 \end{array} \rightarrow \begin{array}{r} 0001110 \\ + 1 \\ \hline 0001111 \end{array} \rightarrow +15$
 $C_6 = 0$
 $C_7 = 0$ $-15 \Rightarrow OK!$


b) $(0010110)_{2C} - (-55)_{10} \Rightarrow A = +22$ $R = A - B$
 $B = -55$
 $OP = 1$
 \rightarrow The result is +77 \rightarrow out of range $\rightarrow OV = 1$

The computer will solve the subtraction in this way $R = A - B = A + 2C(B)$

$\begin{array}{r} 0010110 \\ + 0110011 \\ \hline 1001001 \end{array} \rightarrow$ wrong result!
 $C_6 = 1$
 $C_7 = 0$
 $-51 \Rightarrow OV = 1$ \rightarrow $\begin{array}{r} 0110010 \\ + 0110011 \\ \hline 0110011 \end{array} \rightarrow 32 + 16 + 3 \rightarrow +51$

$+55 = \begin{array}{r} 0110111 \\ 1001000 \\ \hline 1001001 \end{array}$

4. Timing diagram and VHDL test bench



There are 15 inputs, so \rightarrow run for $\rightarrow 2^{15} \cdot 10.5 \mu s = 345 \text{ ms}$

To translate the stimulus vectors to VHDL \rightarrow






for instance: $\left\{ \begin{array}{l} A \leftarrow "0100111"; \\ B \leftarrow "1001010"; \\ OP \leftarrow '0'; \\ \text{wait for Min_Pulse;} \end{array} \right.$

etc...

So, it is necessary a test time of 345 ms in case of liking to check and verify all the input vectors

\rightarrow This "mechanical" process can be carried out automatically using VHDL test bench features like ASSERT

5. Maximum speed of operation



The total number of levels of gates (assuming a ripple carry 7-bit adder) is

$$XOR + (adder_1bit) \cdot 7 + \{XOR\}_{OV}$$

↑ 3 levels of gates


$$t_p + 7 \cdot (3 \cdot t_p) + t_p = 23 t_p = 46 ns$$

↑ 2 ns

$$f_{max} \leq \frac{1}{46 ns} = \underline{21.74 MHz}$$


≈ 21.7 millions of operations per second

6. The EQ flag detector can be implemented using N XOR



a _i	b _i	Y
0	0	1
1	0	0
0	1	0
1	1	1

$\bar{EQ} = 1$ only when all the A bits are the same as all the B bits



$$a_i \oplus b_i = y$$

$$y = a_i' \cdot b_i + a_i \cdot b_i'$$

$$y = (a_i \oplus b_i)'$$

$$y = (a_i' + b_i) \cdot (a_i + b_i')$$